COP8SCE9IMT9 National Semiconductor, COP8SCE9IMT9 Datasheet - Page 9
![IC MCU EEPROM 8BIT 8K 48-TSSOP](/photos/6/64/66474/14-48-tssop_sml.jpg)
COP8SCE9IMT9
Manufacturer Part Number
COP8SCE9IMT9
Description
IC MCU EEPROM 8BIT 8K 48-TSSOP
Manufacturer
National Semiconductor
Series
COP8™ 8Sr
Datasheet
1.COP8SDE9IMT9NOPB.pdf
(70 pages)
Specifications of COP8SCE9IMT9
Core Processor
COP8
Core Size
8-Bit
Speed
20MHz
Connectivity
Microwire/Plus (SPI), UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
39
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
48-TSSOP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Other names
*COP8SCE9IMT9
Input Pulse Width
Output Pulse Width
USART Bit Time when using External
CKX
USART CKX Frequency when being
Driven by Internal Baud Rate Generator
Reset Pulse Width
t
Note 2: Maximum rate of voltage change must be
Note 3: Supply and IDLE currents are measured with CKI driven with a square wave Oscillator, CKO driven 180˚ out of phase with CKI, inputs connected to V
and outputs driven low but not connected to a load.
Note 4: The HALT mode will stop CKI from oscillating. Measurement of I
H and L programmed as low outputs and not driving a load; all inputs tied to V
mode entered via setting bit 7 of the G Port data register.
Note 5: Pins G6 and RESET are designed with a high voltage input network. These pins allow input voltages
biased at voltages
be limited to
Note 6: If timer is in high speed mode, the minimum time is 1 MCLK. If timer is not in high speed mode, the minimum time is 1 t
Note 7: Absolute Maximum Ratings should not be exceeded.
Note 8: V
C
Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.
Interrupt Input High Time
Interrupt Input Low Time
Timer 1 Input High Time
Timer 1 Input Low Time
Timer 2 Input High Time (Note 6)
Timer 2 Input Low Time (Note 6)
Timer 2 Output High Time
Timer 2 Output Low Time
= instruction cycle time.
cc
must be valid and stable before G6 is raised to a high voltage.
<
14V. WARNING: Voltages in excess of 14V will cause damage to the pins. This warning excludes ESD transients.
>
Parameter
V
CC
(the pins do not have source current when biased at a voltage below V
AC Electrical Characteristics (0˚C
<
0.5 V/ms.
Conditions
DD
HALT is done with device neither sourcing nor sinking current; with A. B, G0, G2–G5,
CC
9
; A/D converter and clock monitor and BOR disabled. Parameter refers to HALT
T
A
+70˚C) (Continued)
CC
). These two pins will not latch up. The voltage at the pins must
periods
6 CKI
Min
150
150
1
1
1
1
1
1
1
>
V
CC
and the pins will have sink current to V
Typ
C
.
Max
2
MCLK or t
MCLK or t
www.national.com
Units
MHz
CC
ns
ns
t
t
t
t
t
C
C
C
C
C
when
CC
C
C