N80C196NT Intel, N80C196NT Datasheet - Page 10
N80C196NT
Manufacturer Part Number
N80C196NT
Description
IC MPU 16-BIT 5V 20MHZ 68-PLCC
Manufacturer
Intel
Series
80Cr
Datasheet
1.N80C196NT.pdf
(31 pages)
Specifications of N80C196NT
Rohs Status
RoHS non-compliant
Core Processor
MCS 96
Core Size
16-Bit
Speed
20MHz
Connectivity
SIO, SSIO
Peripherals
WDT
Number Of I /o
56
Program Memory Type
ROMless
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
68-PLCC
Eeprom Size
-
Program Memory Size
-
Other names
804261
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
N80C196NT
Manufacturer:
INTEL
Quantity:
1 235
Company:
Part Number:
N80C196NT
Manufacturer:
INTEL
Quantity:
5 510
Part Number:
N80C196NT
Manufacturer:
INTEL
Quantity:
20 000
8XC196NT
EXPLANATION OF AC SYMBOLS
Each symbol is two pairs of letters prefixed by ‘‘T’’
for time The characters in a pair indicate a signal
and its condition respectively Symbols represent
the time between the two signal condition points
BUS MODE 0 and 3 AC CHARACTERISTICS
Test Conditions Capacitance Load on All Pins
The system must meet these specifications to work with the 8XC196NT
NOTES
1 If Max is exceeded additional wait states will occur
2 If wait states are used add 2 T
3 If mode 0 is selected one wait state minimum is always added If additional wait states are required add 2 T
specification
10
Symbol
T
T
T
T
T
T
T
T
T
T
T
AVYV
YLYH
CLYX
AVGV
LLGV
CLGX
AVDV
RLDV
CLDV
RHDZ
RHDX
Address Valid to Ready Setup
Non READY Time
READY Hold after CLKOUT Low
Address Valid to BUSWIDTH Setup
ALE Low to BUSWIDTH Setup
BUSWIDTH Hold after CLKOUT Low
Address Valid to Input Data Valid
RD active to input Data Valid
CLKOUT Low to Input Data Valid
End of RD to Input Data Float
Data Hold after RD High
OSC c
Parameter
n where n
e
e
number of wait states
100 pF Rise and Fall Times
Conditions
H High
L Low
V Valid
X No Longer
Z Floating
Valid
(Over Specified Operating Conditions)
Min
0
0
0
No Upper Limit
Signals
A Address
B BHE
BR BREQ
C CLKOUT
D DATA
G Buswidth
H HOLD
2 T
2 T
3 T
T
T
T
T
OSC
OSC
OSC
OSC
e
OSC
OSC
OSC
T
Max
OSC
10 ns
b
b
b
b
b
b
b
30
60
30
60
75
75
55
HA HLDA
L ALE ADV
Q Data Out
RD RD
W WR WRH WRI
X XTAL1
Y READY
ns
ns
Units
ns
ns
ns
ns
OSC
ns
ns
ns
ns
ns
(2 3)
(2 3)
(3)
(1)
(2)
(2)
to the