MC68HC711E9CFN3 Freescale Semiconductor, MC68HC711E9CFN3 Datasheet - Page 203

no-image

MC68HC711E9CFN3

Manufacturer Part Number
MC68HC711E9CFN3
Description
IC MCU 3MHZ 12K OTP 52-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheets

Specifications of MC68HC711E9CFN3

Core Processor
HC11
Core Size
8-Bit
Speed
3MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
38
Program Memory Size
12KB (12K x 8)
Program Memory Type
OTP
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711E9CFN3
Manufacturer:
FREESCAL
Quantity:
5 530
Part Number:
MC68HC711E9CFN3
Manufacturer:
YAGEO
Quantity:
460 000
Part Number:
MC68HC711E9CFN3
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC711E9CFN3
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC711E9CFN3
Quantity:
59
9.7 Computer Operating Properly (COP) Watchdog Function
9.8 Pulse Accumulator
M68HC11E Family — Rev. 3.2
MOTOROLA
The clocking chain for the COP function, tapped off of the main timer
divider chain, is only superficially related to the main timer system. The
CR[1:0] bits in the OPTION register and the NOCOP bit in the CONFIG
register determine the status of the COP function. One additional
register, COPRST, is used to arm and clear the COP watchdog reset
system. Refer to
discussion of the COP function.
The M68HC11 Family of MCUs has an 8-bit counter that can be
configured to operate either as a simple event counter or for gated time
accumulation, depending on the state of the PAMOD bit in the PACTL
register. Refer to the pulse accumulator block diagram,
the event counting mode, the 8-bit counter is clocked to increasing
values by an external pin. The maximum clocking rate for the external
event counting mode is the E clock divided by two. In gated time
accumulation mode, a free-running E-clock divide-by-64 signal drives
the 8-bit counter, but only while the external PAI pin is activated. Refer to
Table
time.
9-6. The pulse accumulator counter can be read or written at any
Section 5. Resets and Interrupts
Timing System
Computer Operating Properly (COP) Watchdog Function
for a more detailed
Figure
Timing System
Technical Data
9-24. In
203

Related parts for MC68HC711E9CFN3