ATMEGA324P-15MT1 Atmel, ATMEGA324P-15MT1 Datasheet - Page 206
ATMEGA324P-15MT1
Manufacturer Part Number
ATMEGA324P-15MT1
Description
MCU AVR 32K FLASH 15MHZ 44-QFN
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA324P-15MT1
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
32KB (16K x 16)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
44-VQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 206 of 377
- Download datasheet (7Mb)
18.8
18.8.1
18.8.2
206
Register Description
ATmega164P/324P/644P
UDRn – USART MSPIM I/O Data Register
UCSRnA – USART MSPIM Control and Status Register n A
The following section describes the registers used for SPI operation using the USART.
The function and bit description of the USART data register (UDRn) in MSPI mode is identical to
normal USART operation. See “UDRn – USART I/O Data Register n” on page 190.
• Bit 7 - RXCn: USART Receive Complete
This flag bit is set when there are unread data in the receive buffer and cleared when the receive
buffer is empty (i.e., does not contain any unread data). If the Receiver is disabled, the receive
buffer will be flushed and consequently the RXCn bit will become zero. The RXCn Flag can be
used to generate a Receive Complete interrupt (see description of the RXCIEn bit).
• Bit 6 - TXCn: USART Transmit Complete
This flag bit is set when the entire frame in the Transmit Shift Register has been shifted out and
there are no new data currently present in the transmit buffer (UDRn). The TXCn Flag bit is auto-
matically cleared when a transmit complete interrupt is executed, or it can be cleared by writing
a one to its bit location. The TXCn Flag can generate a Transmit Complete interrupt (see
description of the TXCIEn bit).
• Bit 5 - UDREn: USART Data Register Empty
The UDREn Flag indicates if the transmit buffer (UDRn) is ready to receive new data. If UDREn
is one, the buffer is empty, and therefore ready to be written. The UDREn Flag can generate a
Data Register Empty interrupt (see description of the UDRIE bit). UDREn is set after a reset to
indicate that the Transmitter is ready.
• Bit 4:0 - Reserved Bits in MSPI mode
When in MSPI mode, these bits are reserved for future use. For compatibility with future devices,
these bits must be written to zero when UCSRnA is written.
Bit
Read/Write
Initial Value
RXCn
R/W
7
0
TXCn
R/W
6
0
UDREn
R/W
5
0
R
4
0
-
R
3
0
-
R
2
1
-
R
1
1
-
R
0
0
-
7674F–AVR–09/09
UCSRnA
Related parts for ATMEGA324P-15MT1
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
Part Number:
Description:
IC MCU AVR 32K FLASH 44-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 32K FLASH 44-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 32K FLASH 40-DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 32KB FLASH 15MHZ 44-VQFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 32K FLASH 20MHZ 44-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 32KB FLASH 20MHZ 44TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 32KB FLASH 20MHZ 44QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 32KB FLASH 20MHZ 44TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 32K FLASH 20MHZ 44-QFN
Manufacturer:
Atmel
Datasheet: