DSPIC30F3010T-20I/SO Microchip Technology, DSPIC30F3010T-20I/SO Datasheet - Page 8

IC DSPIC MCU/DSP 24K 28SOIC

DSPIC30F3010T-20I/SO

Manufacturer Part Number
DSPIC30F3010T-20I/SO
Description
IC DSPIC MCU/DSP 24K 28SOIC
Manufacturer
Microchip Technology
Series
dsPIC™ 30Fr

Specifications of DSPIC30F3010T-20I/SO

Core Processor
dsPIC
Core Size
16-Bit
Speed
20 MIPS
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT
Number Of I /o
20
Program Memory Size
24KB (8K x 24)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 6x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
dsPIC30F Family Reference Manual
12. Page 5-8, Register 5-2: NVMADR:
DS80169E-page 8
Upper Byte:
bit 15
R/W-x
On page 5-8, Register 5-2: NVMADR: Non-Volatile
Memory Address Register, bit 15-0 should be
replaced with the following: :
Non-Volatile Memory Address Register,
bit 15-0
bit 15-0
Legend:
R = Readable bit
-n = Value at POR
NVMADR<15:0>: NV Memory Write Address bits
Selects the location to program or erase in program or data Flash memory.
This register may be read or written by user. This register will contain the address of EA<15:0> of the
last table write instruction executed, until written by the user.
R/W-x
Note:
Lower Byte:
bit 7
R/W-x
The NVMADRU register function is similar to the NVMADR register and holds the upper 8
bits of the location to be programmed or erased. The value of the TBLPAG register is
automatically loaded into the NVMADRU register during a table write instruction.
R/W-x
R/W-x
NVMADR<15:8>
R/W-x
W = Writable bit
‘1’ = Bit is set
R/W-x
R/W-x
NVMADR<7:0>
R/W-x
R/W-x
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
R/W-x
R/W-x
R/W-x
 2004 Microchip Technology Inc.
R/W-x
x = Bit is unknown
bit 8
R/W-x
R/W-x
bit 0

Related parts for DSPIC30F3010T-20I/SO