ATMEGA165-16MI Atmel, ATMEGA165-16MI Datasheet

no-image

ATMEGA165-16MI

Manufacturer Part Number
ATMEGA165-16MI
Description
IC AVR MCU 16K 16MHZ 64-QFN
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA165-16MI

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
SPI, UART/USART, USI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
54
Program Memory Size
16KB (8K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-MLF®, 64-QFN
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
High Performance, Low Power AVR
Advanced RISC Architecture
Non-volatile Program and Data Memories
JTAG (IEEE std. 1149.1 compliant) Interface
Peripheral Features
Special Microcontroller Features
I/O and Packages
Speed Grade:
Temperature range:
Ultra-Low Power Consumption
– 130 Powerful Instructions – Most Single Clock Cycle Execution
– 32 x 8 General Purpose Working Registers
– Fully Static Operation
– Up to 16 MIPS Throughput at 16 MHz
– On-Chip 2-cycle Multiplier
– 16K bytes of In-System Self-Programmable Flash
– Optional Boot Code Section with Independent Lock Bits
– 512 bytes EEPROM
– 1K byte Internal SRAM
– Programming Lock for Software Security
– Boundary-scan Capabilities According to the JTAG Standard
– Extensive On-chip Debug Support
– Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
– Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
– One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture
– Real Time Counter with Separate Oscillator
– Four PWM Channels
– 8-channel, 10-bit ADC
– Programmable Serial USART
– Master/Slave SPI Serial Interface
– Universal Serial Interface with Start Condition Detector
– Programmable Watchdog Timer with Separate On-chip Oscillator
– On-chip Analog Comparator
– Interrupt and Wake-up on Pin Change
– Power-on Reset and Programmable Brown-out Detection
– Internal Calibrated Oscillator
– External and Internal Interrupt Sources
– Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Po°wer-down, and
– 53 Programmable I/O Lines2573GS
– 64-lead TQFP and 64-pad QFN/MLF
– ATmega165V: 0 - 4 MHz @ 1.8 - 5.5V, 0 - 8 MHz @ 2.7 - 5.5V
– ATmega165: 0 - 8 MHz @ 2.7 - 5.5V, 0 - 16 MHz @ 4.5 - 5.5V
– -40°C to 85°C Industrial
– Active Mode:
– Power-down Mode:
Mode
Standby
Endurance: 10,000 Write/Erase Cycles
In-System Programming by On-chip Boot Program
True Read-While-Write Operation
Endurance: 100,000 Write/Erase Cycles
1 MHz, 1.8V: 350µA
32 kHz, 1.8V: 20µA (including Oscillator)
0.1µA at 1.8V
®
8-Bit Microcontroller
Note: This is a summary document. A complete document
is available on our Web site at www.atmel.com.
8-bit
Microcontroller
with 16K Bytes
In-System
Programmable
Flash
ATmega165V
ATmega165
Preliminary
Summary
Notice:
Not recommended in new
designs.
2573GS–AVR–07/09

Related parts for ATMEGA165-16MI

ATMEGA165-16MI Summary of contents

Page 1

... I/O and Packages – 53 Programmable I/O Lines2573GS – 64-lead TQFP and 64-pad QFN/MLF • Speed Grade: – ATmega165V MHz @ 1.8 - 5.5V MHz @ 2.7 - 5.5V – ATmega165 MHz @ 2.7 - 5.5V MHz @ 4.5 - 5.5V • Temperature range: – -40°C to 85°C Industrial • ...

Page 2

... Pin Configurations Disclaimer 2573GS–AVR–07/09 Figure 1. Pinout ATmega165 DNC 1 (RXD/PCINT0) PE0 2 INDEX CORNER (TXD/PCINT1) PE1 3 (XCK/AIN0/PCINT2) PE2 4 (AIN1/PCINT3) PE3 5 (USCK/SCL/PCINT4) PE4 6 (DI/SDA/PCINT5) PE5 7 (DO/PCINT6) PE6 8 (CLKO/PCINT7) PE7 9 (SS/PCINT8) PB0 10 (SCK/PCINT9) PB1 11 (MOSI/PCINT10) PB2 12 (MISO/PCINT11) PB3 13 (OC0A/PCINT12) PB4 14 (OC1A/PCINT13) PB5 15 (OC1B/PCINT14) PB6 ...

Page 3

... Overview The ATmega165 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega165 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed. Block Diagram Figure 2 ...

Page 4

... In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega165 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications. The ATmega165 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Cir- cuit Emulators, and Evaluation kits. ...

Page 5

... The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port E also serves the functions of various special features of the ATmega165 as listed on page 66. Port F serves as the analog inputs to the A/D Converter. ...

Page 6

... The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port G also serves the functions of various special features of the ATmega165 as listed on page 66. Reset input. A low level on this pin for longer than the minimum pulse length will gener- ate a reset, even if the clock is not running ...

Page 7

... USART I/O Data Register USART Baud Rate Register Low – – – – UMSEL UPM1 UPM0 USBS TXCIE UDRIE RXEN TXEN TXC UDRE FE DOR ATmega165/V Bit 2 Bit 1 Bit 0 – – – – – – – – – – – – – – ...

Page 8

... FOC1B – – ICES1 – WGM13 WGM12 COM1A0 COM1B1 COM1B0 – – – ADC6D ADC5D ADC4D ADC3D ATmega165/V Bit 2 Bit 1 Bit 0 – – – – – – – – – – – – – – – – – ...

Page 9

... EEPROM Address Register Low Byte EEPROM Data Register – – – EERIE General Purpose I/O Register 0 PCIE0 – – PCIF0 – – ATmega165/V Bit 2 Bit 1 Bit 0 – – – – MUX2 MUX1 MUX0 – ADTS2 ADTS1 ADTS0 ADPS2 ...

Page 10

... When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega165 is a com- plex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions ...

Page 11

... PC ← then PC ← then PC ← then PC ← then PC ← ⊕ then PC ← ⊕ then PC ← then PC ← then PC ← then PC ← then PC ← then PC ← then PC ← ATmega165/V Operation Flags #Clocks Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V ...

Page 12

... Y ← (Y) ← ← Rr (Z) ← Rr (Z) ← Rr, Z ← ← (Z) ← ← Rr (k) ← ← (Z) Rd ← (Z) Rd ← (Z), Z ← Z+1 (Z) ← R1:R0 Rd ← ← Rr STACK ← Rr ATmega165/V Operation Flags #Clocks None None None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None ...

Page 13

... MCU CONTROL INSTRUCTIONS NOP No Operation SLEEP Sleep WDR Watchdog Reset BREAK Break 2573GS–AVR–07/09 Description Rd ← STACK (see specific descr. for Sleep function) (see specific descr. for WDR/timer) For On-chip Debug Only ATmega165/V Operation Flags #Clocks None None None None None N/A 13 ...

Page 14

... Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) 64M1 2573GS–AVR–07/09 Ordering Code Package ATmega165V-8AI 64A (2) ATmega165V-8AU 64A ATmega165V-8MI 64M1 (2) ATmega165V-8MU 64M1 ATmega165-16AI 64A (2) ATmega165-16AU 64A ATmega165-16MI 64M1 (2) ATmega165-16MU 64M1 Package Type ATmega165/V (1) Operation Range Industrial 0°C to 85°C) (-4 Industrial 0°C to 85°C) (-4 14 ...

Page 15

... Orchard Parkway San Jose, CA 95131 R 2573GS–AVR–07/09 B PIN 1 IDENTIFIER TITLE 64A, 64-lead Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) ATmega165/V A COMMON DIMENSIONS (Unit of Measure = mm) MIN MAX SYMBOL NOM NOTE A – – 1.20 A1 0.05 – ...

Page 16

... Option B Pin #1 Chamfer (C 0.30) Option C Pin #1 Notch e (0.20 R) TITLE 64M1, 64-pad 1.0 mm Body, Lead Pitch 0.50 mm, 5.40 mm Exposed Pad, Micro Lead Frame Package (MLF) ATmega165/V C SEATING PLANE A1 A 0.08 C SIDE VIEW COMMON DIMENSIONS (Unit of Measure = mm) MIN NOM MAX NOTE SYMBOL A 0 ...

Page 17

... Errata ATmega165 Rev A 2573GS–AVR–07/09 • Interrupts may be lost when writing the timer registers in the asynchronous timer 1. Interrupts may be lost when writing the timer registers in the asynchronous timer The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00 ...

Page 18

... Updated C Code Example in “USART Initialization” on page 152 5. Moved “Table 106 on page 248” and “Table 107 on page 248” to “Page Size” on page 248. 6. Updated “Register Summary” on page 7 7. Updated Figure 115 on page 255. 8. Updated “Ordering Information” on page 14 ATmega165/V 18 ...

Page 19

... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...

Related keywords