TS80C51RA2-MIE Atmel, TS80C51RA2-MIE Datasheet - Page 47

• Manufacturer Part Number: TS80C51RA2-MIE
• Description: IC MCU 8BIT 256BYTE 40MHZ 44VQFP
• Manufacturer: Atmel
• Series: 80Cr

Specifications of TS80C51RA2-MIE

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 40/20MHz
• Connectivity: UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Type: ROMless
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-TQFP, 44-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

6.8.2
4188F–8051–01/08
WDT during Power-down and Idle
Reset value XXXX X000
In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-
down mode the user does not need to service the WDT. There are 2 methods of exiting Power-
down mode: by a hardware reset or via a level activated external interrupt which is enabled prior
to entering Power-down mode. When Power-down is exited with hardware reset, servicing the
WDT should occur as it normally should whenever the TS80C51Rx2 is reset. Exiting Power-
down with an interrupt is significantly different. The interrupt is held low long enough for the
oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the
WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the
interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service routine.
To ensure that the WDT does not overflow within a few states of exiting of powerdown, it is best
to reset the WDT just before entering powerdown.
In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting the
TS80C51Rx2 while in Idle mode, the user should always set up a timer that will periodically exit
Idle, service the WDT, and re-enter Idle mode.
Number
Bit
7
6
5
4
3
2
1
0
Mnemonic
Bit
T4
T3
T2
T1
T0
S2
S1
S0
Description
Reserved
Do not try to set or clear this bit.
WDT Time-out select bit 2
WDT Time-out select bit 1
WDT Time-out select bit 0
S2
0
0
0
0
1
1
1
1
S1
0
0
1
1
0
0
1
1
S0Selected Time-out
0(2
1(2
0(2
1(2
0(2
1(2
0(2
1(2
14
15
16
17
18
19
20
21
- 1) machine cycles, 16.3 ms @ 12 MHz
- 1) machine cycles, 32.7 ms @ 12 MHz
- 1) machine cycles, 65.5 ms @ 12 MHz
- 1) machine cycles, 131 ms @ 12 MHz
- 1) machine cycles, 262 ms @ 12 MHz
- 1) machine cycles, 542 ms @ 12 MHz
- 1) machine cycles, 1.05 s @ 12 MHz
- 1) machine cycles, 2.09 s @ 12 MHz
AT/TS8xC51Rx2
47