ATMEGA162L-8AI Atmel, ATMEGA162L-8AI Datasheet

IC MCU AVR 16K 3V 8MHZ 44-TQFP

ATMEGA162L-8AI

Manufacturer Part Number
ATMEGA162L-8AI
Description
IC MCU AVR 16K 3V 8MHZ 44-TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA162L-8AI

Core Processor
AVR
Core Size
8-Bit
Speed
8MHz
Connectivity
EBI/EMI, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
35
Program Memory Size
16KB (8K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Data Converters
-
Features
High-performance, Low-power AVR
Advanced RISC Architecture
Non-volatile Program and Data Memories
JTAG (IEEE std. 1149.1 Compliant) Interface
Peripheral Features
Special Microcontroller Features
I/O and Packages
Operating Voltages
Speed Grades
– 131 Powerful Instructions – Most Single-clock Cycle Execution
– 32 x 8 General Purpose Working Registers
– Fully Static Operation
– Up to 16 MIPS Throughput at 16 MHz
– On-chip 2-cycle Multiplier
– 16K Bytes of In-System Self-programmable Flash
– Optional Boot Code Section with Independent Lock Bits
– 512 Bytes EEPROM
– 1K Bytes Internal SRAM
– Up to 64K Bytes Optional External Memory Space
– Programming Lock for Software Security
– Boundary-scan Capabilities According to the JTAG Standard
– Extensive On-chip Debug Support
– Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
– Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
– Two 16-bit Timer/Counters with Separate Prescalers, Compare Modes, and
– Real Time Counter with Separate Oscillator
– Six PWM Channels
– Dual Programmable Serial USARTs
– Master/Slave SPI Serial Interface
– Programmable Watchdog Timer with Separate On-chip Oscillator
– On-chip Analog Comparator
– Power-on Reset and Programmable Brown-out Detection
– Internal Calibrated RC Oscillator
– External and Internal Interrupt Sources
– Five Sleep Modes: Idle, Power-save, Power-down, Standby, and Extended
– 35 Programmable I/O Lines
– 40-pin PDIP, 44-lead TQFP, and 44-pad MLF
– 1.8 - 3.6V for ATmega162V
– 2.4 - 4.0V for ATmega162U
– 2.7 - 5.5V for ATmega162L
– 4.5 - 5.5V for ATmega162
– 0 - 1 MHz for ATmega162V
– 0 - 8 MHz for ATmega162L/U
– 0 - 16 MHz for ATmega162
Capture Modes
Standby
Endurance: 1,000 Write/Erase Cycles
Endurance: 10,000 Write/Erase Cycles for ATmega162U
In-System Programming by On-chip Boot Program
True Read-While-Write Operation
Endurance: 100,000 Write/Erase Cycles
®
8-bit Microcontroller
Note: This is a summary document. A complete document is
available on our web site at www.atmel.com.
8-bit
ATmega162
ATmega162V
ATmega162U
ATmega162L
Advance
Information
Summary
Rev. 2513CS–AVR–09/02
1

Related parts for ATMEGA162L-8AI

ATMEGA162L-8AI Summary of contents

Page 1

... ATmega162V – 2.4 - 4.0V for ATmega162U – 2.7 - 5.5V for ATmega162L – 4.5 - 5.5V for ATmega162 • Speed Grades – MHz for ATmega162V – MHz for ATmega162L/U – MHz for ATmega162 ® 8-bit Microcontroller 8-bit ATmega162 ATmega162V ...

Page 2

Pin Configurations Disclaimer ATmega162(V/U/L) 2 Figure 1. Pinout ATmega162 (OC0/T0) PB0 (OC2/T1) PB1 (RXD1/AIN0) PB2 (TXD1/AIN1) PB3 (SS/OC3B) PB4 (MOSI) PB5 (MISO) PB6 (SCK) PB7 RESET (RXD0) PD0 (TXD0) PD1 (INT0/XCK1) PD2 (INT1/ICP3) PD3 (TOSC1/XCK0/OC3A) PD4 (OC1A/TOSC2) PD5 (WR) PD6 ...

Page 3

Overview Block Diagram 2513CS–AVR–09/01 The ATmega162 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega162 achieves throughputs approaching 1 MIPS per MHz allowing the sys- ...

Page 4

... Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega162 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications ...

Page 5

ATmega161 Compatibility Mode Pin Descriptions VCC GND Port A (PA7..PA0) Port B (PB7..PB0) Port C (PC7..PC0) 2513CS–AVR–09/01 Programming the M161C will change the following functionality: • The extended I/O map will be configured as internal RAM once the M161C Fuse ...

Page 6

Port D (PD7..PD0) Port E(PE2..PE0) RESET XTAL1 XTAL2 About Code Examples ATmega162(V/U/L) 6 Port 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both ...

Page 7

ATmega162 Typical Characteristics – Preliminary Data 2513CS–AVR–09/01 The following charts show typical behavior. These figures are not tested during manu- facturing. All current consumption measurements are performed with all I/O pins configured as inputs and with internal pull-ups enabled. A ...

Page 8

Register Summary Address Name Bit 7 (0xFF) Reserved – .. Reserved – (0x9E) Reserved – (0x9D) Reserved – (0x9C) Reserved – (0x9B) Reserved – (0x9A) Reserved – (0x99) Reserved – (0x98) Reserved – (0x97) Reserved – (0x96) Reserved – (0x95) ...

Page 9

Address Name Bit 7 (0x60) Reserved – 0x3F (0x5F) SREG I 0x3E (0x5E) SPH SP15 0x3D (0x5D) SPL SP7 UBRR1H URSEL1 (2) (2) 0x3C (0x5C) UCSR1C URSEL1 0x3B (0x5B) GICR INT1 0x3A (0x5A) GIFR INTF1 0x39 (0x59) TIMSK TOIE1 0x38 ...

Page 10

Address Name Bit 7 0x01 (0x21) UCSR1B RXCIE1 0x00 (0x20) UBRR1L Notes: 1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debug- ger specific documentation for details on how to ...

Page 11

Instruction Set Summary Operands Description Mnemonics ARITHMETIC AND LOGIC INSTRUCTIONS ADD Rd, Rr Add two Registers ADC Rd, Rr Add with Carry two Registers ADIW Rdl,K Add Immediate to Word SUB Rd, Rr Subtract two Registers SUBI Rd, K Subtract ...

Page 12

Operands Description Mnemonics BRIE k Branch if Interrupt Enabled BRID k Branch if Interrupt Disabled DATA TRANSFER INSTRUCTIONS MOV Rd, Rr Move Between Registers MOVW Rd, Rr Copy Register Word LDI Rd, K Load Immediate LD Rd, X Load Indirect ...

Page 13

Operands Description Mnemonics Clear Half Carry Flag in SREG CLH MCU CONTROL INSTRUCTIONS NOP No Operation SLEEP Sleep WDR Watchdog Reset BREAK Break 2513CS–AVR–09/01 ATmega162(V/U/L) Operation Flags None (see specific descr. for Sleep function) None (see specific ...

Page 14

... Package ATmega162V-1AC 44A ATmega162V-1PC 40P6 ATmega162V-1MC 44M1 ATmega162U-8AC 44A ATmega162U-8PC 40P6 ATmega162U-8MC 44M1 ATmega162L-8AC 44A ATmega162L-8PC 40P6 ATmega162L-8MC 44M1 ATmega162L-8AI 44A ATmega162L-8PI 40P6 ATmega162L-8MI 44M1 ATmega162-16AC 44A ATmega162-16PC 40P6 ATmega162-16MC 44M1 ATmega162-16AI 44A ATmega162-16PI 40P6 ATmega162-16MI 44M1 Package Type Operation Range ...

Page 15

Packaging Information 44A 44-lead, Thin (1.0mm) Plastic Quad Flat Package (TQFP), 10x10mm body, 2.0mm footprint, 0.8mm pitch. Dimension in Millimeters and (Inches)* JEDEC STANDARD MS-026 ACB 0.80(0.0315) BSC 0.20(0.008) 0.09(0.004) REV. A 04/11/2001 2513CS–AVR–09/01 PIN 1 ID PIN 1 0˚~7˚ ...

Page 16

Plastic Dual Inline Package (PDIP), 0.600" wide Dimension in Millimeters and (Inches)* JEDEC STANDARD MS-011 AC 4.83(0.190)MAX SEATING PLANE 3.56(0.140) 3.05(0.120) 2.54(0.100)BSC 0.38(0.015) 0.20(0.008) REV. A 04/11/2001 ATmega162(V/U/L) 16 52.71(2.075) 51.94(2.045) 48.26(1.900) REF 1.65(0.065) 1.27(0.050) 15.88(0.625) 15.24(0.600) 0º ...

Page 17

Marked pin#1 identifier TOP VIEW BOTTOM VIEW NOTE 1. JEDEC STANDARD MO-220, Fig 1 (Saw Singulation), VKKD-1 2325 Orchard Parkway San Jose, CA 95131 R 2513CS–AVR–09/ PIN #1 CORNER D2 e TITLE 44M1, 44-pad ...

Page 18

Data Sheet Change Log for ATmega162 Changes from Rev. 2513A-05/02 to Rev. 2513B-09/02 Changes from Rev. 2513B-09/02 to Rev. 2513C-09/02 ATmega162(V/U/L) 18 Please note that the referring page numbers in this section are referred to this docu- ment. The referring ...

Page 19

... No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical components in life support devices or systems. ...

Related keywords