PIC16F84AT-20E/SS Microchip Technology, PIC16F84AT-20E/SS Datasheet - Page 26
![IC MCU CMOS 20MHZ 1K FLSH 20SSOP](/photos/6/58/65895/150-20-ssop_sml.jpg)
PIC16F84AT-20E/SS
Manufacturer Part Number
PIC16F84AT-20E/SS
Description
IC MCU CMOS 20MHZ 1K FLSH 20SSOP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16F688T-ISL.pdf
(688 pages)
2.PIC16F84A-04P.pdf
(88 pages)
3.PIC16F84A-04P.pdf
(6 pages)
Specifications of PIC16F84AT-20E/SS
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Peripherals
POR, WDT
Number Of I /o
13
Program Memory Size
1.75KB (1K x 14)
Program Memory Type
FLASH
Eeprom Size
64 x 8
Ram Size
68 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
20-SSOP
For Use With
XLT20SS1-1 - SOCKET TRANSITION 20DIP 20SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
Connectivity
-
PIC16F84A
6.3
The PIC16F84A differentiates between various kinds
of RESET:
• Power-on Reset (POR)
• MCLR during normal operation
• MCLR during SLEEP
• WDT Reset (during normal operation)
• WDT Wake-up (during SLEEP)
Figure 6-4 shows a simplified block diagram of the
On-Chip RESET Circuit. The MCLR Reset path has a
noise filter to ignore small pulses. The electrical speci-
fications state the pulse width requirements for the
MCLR pin.
FIGURE 6-4:
TABLE 6-3:
DS35007B-page 24
Power-on Reset
MCLR during normal operation
MCLR during SLEEP
WDT Reset (during normal operation)
WDT Wake-up
Interrupt wake-up from SLEEP
Legend: u = unchanged, x = unknown
Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
MCLR
OSC1/
CLKIN
V
Note 1: This is a separate oscillator from the RC oscillator of the CLKIN pin.
DD
RESET
2: See Table 6-5.
RC Osc
On-Chip
OST/PWRT
V
Module
Detect
DD
WDT
RESET CONDITION FOR PROGRAM COUNTER AND THE STATUS REGISTER
(1)
Rise
SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT
OST
PWRT
Reset
WDT
Time-out
External Reset
10-bit Ripple Counter
10-bit Ripple Counter
Power-on Reset
SLEEP
Condition
Enable PWRT
Enable OST
Some registers are not affected in any RESET condition;
their status is unknown on a POR and unchanged in any
other RESET. Most other registers are reset to a “RESET
state” on POR, MCLR or WDT Reset during normal oper-
ation and on MCLR during SLEEP. They are not affected
by a WDT Reset during SLEEP, since this RESET is
viewed as the resumption of normal operation.
Table 6-3 gives a description of RESET conditions for
the program counter (PC) and the STATUS register.
Table 6-4 gives a full description of RESET states for all
registers.
The TO and PD bits are set or cleared differently in dif-
ferent RESET situations (Section 6.7). These bits are
used in software to determine the nature of the RESET.
Program Counter
PC + 1
PC + 1
See Table 6-5
000h
000h
000h
000h
(1)
2001 Microchip Technology Inc.
S
R
STATUS Register
Q
0001 1xxx
000u uuuu
0001 0uuu
0000 1uuu
uuu0 0uuu
uuu1 0uuu
Chip_Reset