AT91F40816-33CI Atmel, AT91F40816-33CI Datasheet
AT91F40816-33CI
Specifications of AT91F40816-33CI
Available stocks
Related parts for AT91F40816-33CI
AT91F40816-33CI Summary of contents
Page 1
... Available in a 120-ball BGA Package Description The AT91F40816 is a member of the Atmel AT91 16/32-bit microcontroller family, which is based on the ARM7TDMI processor core. The processor has a high-perfor- mance 32-bit RISC architecture with a high-density 16-bit instruction set and very low power consumption. In addition, a large number of internally banked registers result in very fast exception handling, making the device ideal for real-time control applications ...
Page 2
... Pin Configuration Figure 1. AT91F40816 Pinout (Top View P26 GND NCS2 P27 NCS1 NCS3 A0 TMS NLB VDD P23 P10 GND IRQ1 VDD GND P29/A21 GND CS6 A1 GND NRD NCSF NOE GND D11 D3 D5 D12 D14 VDD GND D15 VDD A17 AT91F40816 P25 ...
Page 3
... Pin Description Table 1. AT91F40816 Pin Description Module Name Function A0 - A23 Address Bus D0 - D15 Data Bus NCS0 - NCS3 External Chip Select CS4 - CS7 External Chip Select NWR0 Lower Byte 0 Write Signal NWR1 Upper Byte 1 Write Signal NRD Read Signal EBI NWE Write Enable ...
Page 4
... Table 1. AT91F40816 Pin Description (Continued) Module Name Function NCSF Flash Memory Select Flash NBUSY Flash Memory Busy Output Memory NRSTF Flash Memory Reset Input DD V Power GND Ground Power VPP Faster Program/Erase Voltage AT91F40816 4 Active Type Level Comments Input Low Enables Flash Memory when pulled low ...
Page 5
... Block Diagram Figure 2. AT91F40816 1348D–ATARM–03/04 Interface Bus External EBI: AT91F40816 5 ...
Page 6
... The AT91F40816 embeds a Flash memory organized as 1M 16-bit words, accessed via the EBI. Its main function program memory. A 16-bit Thumb instruction can be loaded from Flash memory in a single access. Separate MCU and Flash memory Reset inputs (NRST and NRSTF) are provided for maximum flexibility ...
Page 7
... Peripheral Data Controller (PDC) channels. The 3-channel, 16-bit Timer Counter (TC) is highly-programmable and supports capture or waveform modes. Each TC channel can be programmed to measure or generate dif- ferent kinds of waves, and can detect and control two input/output signals. The TC has also 3 external clock signals. AT91F40816 7 ...
Page 8
... Packaging information Soldering profile Detailed Description of the Flash Memory AT91F40816 8 Document Title ARM7TDMI (Thumb) Datasheet AT91x40 Series Datasheet AT91M40800 Electrical Characteristics AT91F40816 Summary Datasheet (this document) AT49BV1604(T)/1614(T) “16 Mbits, 2.7-Volt Read and 2.7-Volt Byte-Write Sectored Flash” datasheet 1348D–ATARM–03/04 ...
Page 9
... The AT91F40816 has a single type of power supply pin, VDD. The VDD pin supplies the I/O pads and the core. The supported voltage range on V The AT91F40816 I/O pads are 5V-tolerant except for the EBI Data Bus (D0 - D15). This enables the PIO pads to interface with external 5V devices without any additional components ...
Page 10
... Internal peripherals in the four highest megabytes In any of these address spaces, the ARM7TDMI operates in Little-Endian mode only. The AT91F40816 integrates 8K bytes of primary internal SRAM that is 32 bits wide and single-clock cycle accessible. This SRAM is mapped at address 0x0 (after the remap command), allowing ARM7TDMI exception vectors between 0x0 and 0x20 to be modi- fied by the software ...
Page 11
... In the AT91F40816, the External Bus Interface connects internally to the Flash memory. The 16M-bit Flash memory is organized as 1,048,576 16-bit words. The Flash memory is addressed as 16-bit words via the EBI. It uses address lines A1 to A20. Address line A20 must not be reprogrammed as an I/O pin chip select the most signif- icant bit of the Flash memory address ...
Page 12
... AT91F40816 12 The Flash memory features data polling to detect the end of a program cycle. While a program cycle is in progress, an attempted read of the last word written returns the com- plement of the written data on I/O7. An open-drain NBUSY output pin provides another method of detecting the end of a program or erase cycle. This pin is pulled low while program and erase cycles are in progress, and it is released at the completion of the cycle ...
Page 13
... In the event that the Flash Uploader is erased from the first sector while the new final application is not yet programmed, and while the target system power supply is switched off, it would lead to a non-recoverable error and the AT91F40816 could not be re-pro- grammed by using the Flash Uploader. ...
Page 14
... This eliminates the need for interrupt masking at the AIC or Core level in real-time and multi-tasking systems. The AT91F40816 has a 4-channel PDC dedicated to the two on-chip USARTs. One PDC channel is dedicated to the receiver and one to the transmitter of each USART. The user interface of a PDC channel is integrated in the memory space of each USART. ...
Page 15
... USART Status Register and an interrupt can be generated. AT91F40816 15 ...
Page 16
... The AIC also features a spurious vector detection feature, which reduces spurious inter- rupt handling to a minimum, and a protect mode that facilitates the debug capabilities. The AT91F40816 has 32 programmable I/O lines. Six pins are dedicated as general- purpose I/O pins. Other I/O lines are multiplexed with an external signal of a peripheral to optimize the use of available package pins ...
Page 17
... PDC, and a Time-guard register, used when interfac- ing with slow remote equipment. The AT91F40816 features a Timer Counter block that includes three identical 16-bit timer counter channels. Each channel can be independently programmed to perform a wide range of functions, including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse-width modulation ...
Page 18
... Ordering Information Table 4. Ordering Information Ordering Code AT91F40816-33CI AT91F40816 18 Package BGA 120 Temperature Operating Range Industrial (- 1348D–ATARM–03/04 ...
Page 19
... BOTTOM VIEW SIDE VIEW Table 5. Thermal Resistance Data Symbol Parameter Junction-to- ambient thermal JA resistance Junction-to-case JC thermal resistance 1348D–ATARM–03/ 1.00 0.15 + 15.00 0.15 + 17.00 0.15 All dimensions in millimeters Condition Package 120-BGA Still Air 120-BGA AT91F40816 0.51 (120) Typ 36.6 11 Units C/W 19 ...
Page 20
... Table 6. Device and 120-ball BGA Package Maximum Weight 605 Table 7. 120-ball BGA Package Characterisicst Ball diameter Ball land Solder mask opening Plating material Solder ball material Moisture Sensitivity Level AT91F40816 20 mg 0.5 mm 0.55 ± 0.03 mm 0.4 ± 0.03 mm Copper Sn/Pb 4 1348D–ATARM–03/04 ...
Page 21
... By default, the package level 1 is qualified at 220 C (unless 235 C is stipulated). 3. The body temperature is the most important parameter but other profile parameters such as total exposure time to hot temperature or heating rate may also influence component reliability. A maximum of three reflow passes is allowed per component. AT91F40816 Convection or IR/Convection VPR 3 C/sec. max. ...
Page 22
... No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical components in life support devices or systems. ...