AT90S8535-8JI Atmel, AT90S8535-8JI Datasheet - Page 18
![IC MCU 8K 8MHZ A/D IT 44PLCC](/photos/6/70/67043/453-44-plcc_sml.jpg)
AT90S8535-8JI
Manufacturer Part Number
AT90S8535-8JI
Description
IC MCU 8K 8MHZ A/D IT 44PLCC
Manufacturer
Atmel
Series
AVR® 90Sr
Specifications of AT90S8535-8JI
Core Processor
AVR
Core Size
8-Bit
Speed
8MHz
Connectivity
SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
8KB (4K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
18
AT90S/LS8535
Table 1. AT90S8535 I/O Space (Continued)
Note:
All AT90S8535 I/Os and peripherals are placed in the I/O space. The I/O locations are
accessed by the IN and OUT instructions transferring data between the 32 general-pur-
pose working registers and the I/O space. I/O registers within the address range $00 -
the value of single bits can be checked by using the SBIS and SBIC instructions. Refer
to the instruction set section for more details. When using the I/O specific commands IN
and OUT, the I/O addresses $00 - $3F must be used. When addressing I/O registers as
SRAM, $20 must be added to these addresses. All I/O register addresses throughout
this document are shown with the SRAM address in parentheses.
For compatibility with future devices, reserved bits should be written to zero if accessed.
Reserved I/O memory addresses should never be written.
Some of the status flags are cleared by writing a logical “1” to them. Note that the CBI
and SBI instructions will operate on all bits in the I/O register, writing a “1” back into any
flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers
$00 to $1F only.
The I/O and peripherals control registers are explained in the following sections.
$1F are directly bit-accessible using the SBI and CBI instructions. In these registers,
(SRAM Address)
I/O Address
$0D ($2D)
$0C ($2C)
$0F ($2F)
$0E ($2E)
$0B ($2B)
$0A ($2A)
$17 ($37)
$16 ($36)
$15 ($35)
$14 ($34)
$13 ($33)
$12 ($32)
$11 ($31)
$10 ($30)
$09 ($29)
$08 ($28)
$07 ($27)
$06 ($26)
$05 ($25)
$04 ($24)
Reserved and unused locations are not shown in the table.
ADMUX
ADCSR
PORTC
PORTD
DDRB
DDRC
DDRD
UBRR
ADCH
Name
SPDR
SPSR
SPCR
ACSR
ADCL
PINB
PINC
PIND
UDR
UCR
USR
Function
Data Direction Register, Port B
Input Pins, Port B
Data Register, Port C
Data Direction Register, Port C
Input Pins, Port C
Data Register, Port D
Data Direction Register, Port D
Input Pins, Port D
SPI I/O Data Register
SPI Status Register
SPI Control Register
UART I/O Data Register
UART Status Register
UART Control Register
UART Baud Rate Register
Analog Comparator Control and Status Register
ADC Multiplexer Select Register
ADC Control and Status Register
ADC Data Register High
ADC Data Register Low
1041H–11/01