AT90S4434-8AC Atmel, AT90S4434-8AC Datasheet - Page 5
![IC MCU 4K FLSH 8MHZ A/D 44TQFP](/photos/6/70/67042/313-44-tqfp_sml.jpg)
AT90S4434-8AC
Manufacturer Part Number
AT90S4434-8AC
Description
IC MCU 4K FLSH 8MHZ A/D 44TQFP
Manufacturer
Atmel
Series
AVR® 90Sr
Datasheet
1.AT90S4434-8AC.pdf
(12 pages)
Specifications of AT90S4434-8AC
Core Processor
AVR
Core Size
8-Bit
Speed
8MHz
Connectivity
SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
32
Program Memory Size
4KB (2K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
44-TQFP, 44-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Architectural Overview
The fast-access register file concept contains 32 x 8-bit general-purpose working registers with a single clock cycle access
time. This means that during one single clock cycle, one Arithmetic Logic Unit (ALU) operation is executed. Two operands
are output from the register file, the operation is executed and the result is stored back in the register file – in one clock
cycle.
Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing, enabling
efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table
look-up function. These added function registers are the 16-bit X-register, Y-register and Z-register.
Figure 2. The AT90S4434/8535 AVR RISC Architecture
The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register
operations are also executed in the ALU. Figure 2 shows the AT90S4434/8535 AVR RISC microcontroller architecture.
In addition to the register operation, the conventional memory addressing modes can be used on the register file as well.
This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses ($00 - $1F), allowing
them to be accessed as though they were ordinary memory locations.
Control Lines
2K/4K X 16
Instruction
Instruction
Program
Register
Decoder
Memory
AVR AT90S4434/8535 Architecture
Program
Counter
and Control
256/512 x 8
256/512 x 8
Registrers
EEPROM
I/O Lines
Purpose
General
Data Bus 8-bit
SRAM
Status
32 x 8
Data
ALU
32
Analog to Digital
Timer/Counter
Timer/Counter
Timer/Counter
Comparator
with PWM
with PWM
Watchdog
Converter
Interrupt
Analog
UART
Serial
Timer
16-bit
8-bit
8-bit
Unit
Unit
SPI
5