PIC16C64A/JW Microchip Technology, PIC16C64A/JW Datasheet - Page 4
![IC MCU EPROM 2KX14 PWM 40CDIP](/photos/6/63/66338/150-40-cdip_sml.jpg)
PIC16C64A/JW
Manufacturer Part Number
PIC16C64A/JW
Description
IC MCU EPROM 2KX14 PWM 40CDIP
Manufacturer
Microchip Technology
Series
PIC® 16Cr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC16F818-ISO.pdf
(6 pages)
3.PIC16LC62A-04SP.pdf
(337 pages)
4.PIC16C64A-04P.pdf
(8 pages)
Specifications of PIC16C64A/JW
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Connectivity
I²C, SPI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
33
Program Memory Size
3.5KB (2K x 14)
Program Memory Type
EPROM, UV
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 6 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
40-CDIP (0.600", 15.24mm) Window
For Use With
444-1001 - DEMO BOARD FOR PICMICRO MCU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Other names
PIC16C64A/JWR
PIC16C64A/JWR
PIC16C64A/JWR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16C64A/JW
Manufacturer:
Microchip Technology
Quantity:
55
PIC16C64A
3. Module: Timer1
FIGURE 1:
DS80095A-page 4
TMR1 Increment
Clock (Input to Prescaler)
Write to TMR1H
and/or TMR1L Register(s)
TMR1H:TMR1L Increments
The operation of Timer1 needs some clarification
when the timer registers are written and the
TMR1ON bit is set.
The internal clock signal, that is the input to the
TMR1 prescaler, affects the incrementing of
Timer1 (TMR1H:TMR1L registers and the Timer1
prescaler). When the Timer1 registers are NOT
written, the Timer1 will increment on the rising
edge of the TMR1 increment clock.
When the TMR1H and/or TMR1L registers are
written while this clock is high, TMR1 will incre-
ment on the next rising edge of this clock.
WRITES TO TIMER1 (EXTERNAL CLOCK/OSCILLATOR MODE)
Write to TMR1H
and/or TMR1L Register(s)
TMR1H:TMR1L Increments
When the TMR1H and/or TMR1L registers are
written while this clock is low, TMR1 will not incre-
ment on the next rising edge of this clock, but must
first have a falling clock and the rising clock for
TMR1 to increment.
Figure 1 shows the two cases of writes to the
TMR1H and/or TMR1L registers. Due to the V
and V
external Timer1 oscillator components, and exter-
nal clock frequency, the Timer1 increment clock
may not be of a 50% duty cycle.
The TMR1 increment clock is out of phase of the
T1OSO/T1CKI pin by a small propagation delay.
IL
thresholds on the oscillator/clock pins,
2001 Microchip Technology Inc.
IH