PIC16C622/JW Microchip Technology, PIC16C622/JW Datasheet - Page 14
![IC MCU EPROM 2KX14 COMP 18CDIP](/photos/12/13/121351/150-18-cdip_sml.jpg)
PIC16C622/JW
Manufacturer Part Number
PIC16C622/JW
Description
IC MCU EPROM 2KX14 COMP 18CDIP
Manufacturer
Microchip Technology
Series
PIC® 16Cr
Specifications of PIC16C622/JW
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Peripherals
Brown-out Detect/Reset, POR, WDT
Number Of I /o
13
Program Memory Size
3.5KB (2K x 14)
Program Memory Type
EPROM, UV
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 6 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
18-CDIP (0.300", 7.62mm) Window
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Connectivity
-
Other names
PIC16C622/JWR
PIC16C622/JWR
PIC16C622/JWR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
PIC16C62X
3.1
The clock input (OSC1/CLKIN pin) is internally divided
by four to generate four non-overlapping quadrature
clocks namely Q1, Q2, Q3 and Q4. Internally, the
program counter (PC) is incremented every Q1, the
instruction is fetched from the program memory and
latched into the instruction register in Q4. The
instruction is decoded and executed during the
following Q1 through Q4. The clocks and instruction
execution flow is shown in Figure 3-2.
FIGURE 3-2:
EXAMPLE 3-1:
DS30235J-page 12
2. MOVWF PORTB
3. CALL
4. BSF
1. MOVLW 55h
Note:
OSC2/CLKOUT
Clocking Scheme/Instruction
Cycle
(RC mode)
SUB_1
PORTA, BIT3
All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction
is “flushed” from the pipeline, while the new instruction is being fetched and then executed.
OSC1
Q4
PC
Q2
Q3
Q1
CLOCK/INSTRUCTION CYCLE
INSTRUCTION PIPELINE FLOW
Q1
Execute INST (PC-1)
Fetch INST (PC)
Q2
Fetch 1
PC
Q3
Q4
Execute 1
Fetch 2
Q1
Execute INST (PC)
Fetch INST (PC+1)
Q2
Execute 2
Fetch 3
PC+1
3.2
An “Instruction Cycle” consists of four Q cycles (Q1,
Q2, Q3 and Q4). The instruction fetch and execute are
pipelined such that fetch takes one instruction cycle
while decode and execute takes another instruction
cycle. However, due to the pipelining, each instruction
effectively executes in one cycle. If an instruction
causes the program counter to change (e.g., GOTO)
then two cycles are required to complete the instruction
(Example 3-1).
A fetch cycle begins with the program counter (PC)
incrementing in Q1.
In the execution cycle, the fetched instruction is latched
into the “Instruction Register (IR)” in cycle Q1. This
instruction is then decoded and executed during the
Q2, Q3 and Q4 cycles. Data memory is read during Q2
(operand read) and written during Q4 (destination
write).
Q3
Instruction Flow/Pipelining
Q4
Execute 3
Fetch 4
Q1
Execute INST (PC+1)
Fetch INST (PC+2)
Fetch SUB_1
Q2
2003 Microchip Technology Inc.
Flush
PC+2
Q3
Q4
Execute SUB_1
Internal
phase
clock