MCIMX251AJM4 Freescale Semiconductor, MCIMX251AJM4 Datasheet - Page 47
MCIMX251AJM4
Manufacturer Part Number
MCIMX251AJM4
Description
IC MPU IMX25 AUTO 400MAPBGA
Manufacturer
Freescale Semiconductor
Series
i.MX25r
Datasheet
1.MCIMX255AJM4.pdf
(140 pages)
Specifications of MCIMX251AJM4
Core Processor
ARM9
Core Size
32-Bit
Speed
400MHz
Connectivity
1-Wire, CAN, EBI/EMI, Ethernet, I²C, MMC, SmartCard, SPI, SSI, UART/USART, USB OTG
Peripherals
DMA, I²S, POR, PWM, WDT
Number Of I /o
128
Program Memory Type
External Program Memory
Ram Size
144K x 8
Voltage - Supply (vcc/vdd)
1.15 V ~ 1.52 V
Data Converters
A/D 3x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
400-MAPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCIMX251AJM4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCIMX251AJM4A
Manufacturer:
IDT
Quantity:
450
Company:
Part Number:
MCIMX251AJM4A
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
MCIMX251AJM4A
Manufacturer:
FREESCALE
Quantity:
648
Company:
Part Number:
MCIMX251AJM4A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX251AJM4A
Manufacturer:
FREESCALE
Quantity:
20 000
To meet PIO write mode timing requirements, a number of timing parameters must be controlled.
shows timing parameters and their determining relations, and indicates parameters that can be adjusted to
meet required conditions.
1
3.7.2.2
Figure 13
Freescale Semiconductor
Parameter
See
ATA
tA
—
—
t1
t2
t9
t3
t4
t0
Figure
and
Mode Timing
12.
Parameter
Multiword DMA (MDMA) Mode Timing
PIO Write
Figure 14
t2w
—
tA
—
—
—
t1
t9
t4
1
READ Data(15:0)
i.MX25 Applications Processor for Automotive Products, Rev. 8
t1(min.) = time_1 × T – (tskew1 + tskew2 + tskew5)
t2(min.) = time_2w × T – (tskew1 + tskew2 + tskew5)
t9(min.) = time_9 × T – (tskew1 + tskew2 + tskew6)
t3(min.) = (time_2w – time_on) × T – (tskew1 + tskew2 +tskew5)
t4(min.) = time_4 × T – tskew1
tA = (1.5 + time_ax) × T – (tco + tsui + tcable2 + tcable2 + 2 × tbuf)
t0(min.) = (time_1 + time_2 + time_9) × T
Avoid bus contention when switching buffer on by making ton long
enough
Avoid bus contention when switching buffer off by making toff long
enough
show the timing for MDMA read and write modes, respectively.
ADDR
(See note 1)
Table 37. Timing Parameters for PIO Write Mode
DMACK
DMARQ
DIOR
Figure 13. MDMA Read Mode Timing
tm
te
tgr
td
Relation
tk
tfr
tk1
tkjn
if not met, increase time_2w
Adjustable Parameter(s)
time_1, time_2r, time_9
time_2w
time_ax
time_9
time_4
time_1
—
—
Table 37
47