MC908JL8MDWE Freescale Semiconductor, MC908JL8MDWE Datasheet - Page 181
MC908JL8MDWE
Manufacturer Part Number
MC908JL8MDWE
Description
IC MCU 8K FLASH W/OSC 28-SOICW
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet
1.MC908JL8CDWER.pdf
(212 pages)
Specifications of MC908JL8MDWE
Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI
Peripherals
LED, LVD, POR, PWM
Number Of I /o
23
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 13x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
28-SOIC (7.5mm Width)
Processor Series
HC08JL
Core
HC08
Data Bus Width
8 bit
Data Ram Size
256 B
Interface Type
SCI
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
23
Number Of Timers
4
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Development Tools By Supplier
FSICEBASE, DEMO908JL16E, M68CBL05CE
Minimum Operating Temperature
- 40 C
On-chip Adc
13-ch x 8-bit
Controller Family/series
HC08
No. Of I/o's
23
Ram Memory Size
256Byte
Cpu Speed
8MHz
No. Of Timers
2
Embedded Interface Type
SCI, SPI
Rohs Compliant
Yes
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC908JL8MDWE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
MC908JL8MDWE
Manufacturer:
Freescale
Quantity:
1 414
Part Number:
MC908JL8MDWE
Manufacturer:
FREESCALE
Quantity:
20 000
16.4 Break Module Registers
These registers control and monitor operation of the break module:
16.4.1 Break Status and Control Register (BRKSCR)
The break status and control register contains break module enable and status bits.
BRKE — Break Enable Bit
BRKA — Break Active Bit
16.4.2 Break Address Registers
The break address registers contain the high and low bytes of the desired breakpoint address. Reset
clears the break address registers.
Freescale Semiconductor
•
•
•
•
•
This read/write bit enables breaks on break address register matches. Clear BRKE by writing a logic
zero to bit 7. Reset clears the BRKE bit.
This read/write status and control bit is set when a break address match occurs. Writing a logic one to
BRKA generates a break interrupt. Clear BRKA by writing a logic zero to it before exiting the break
routine. Reset clears the BRKA bit.
1 = Breaks enabled on 16-bit address match
0 = Breaks disabled
1 = Break address match
0 = No break address match
Break status and control register (BRKSCR)
Break address register high (BRKH)
Break address register low (BRKL)
Break status register (BSR)
Break flag control register (BFCR)
Address:
Address:
Reset:
Reset:
Read:
Read:
Write:
Write:
MC68HC908JL8/JK8 • MC68HC08JL8/JK8 • MC68HC908KL8 Data Sheet, Rev. 3.1
Figure 16-3. Break Status and Control Register (BRKSCR)
$FE0E
$FE0C
BRKE
Bit 15
Bit 7
Bit 7
0
0
Figure 16-4. Break Address Register High (BRKH)
= Unimplemented
BRKA
14
6
0
6
0
13
5
0
0
5
0
12
4
0
0
4
0
11
3
0
0
3
0
10
2
0
0
2
0
1
0
0
1
9
0
Break Module Registers
Bit 0
Bit 0
Bit 8
0
0
0
181