STM32F105VCT6 STMicroelectronics, STM32F105VCT6 Datasheet - Page 27

• Manufacturer Part Number: STM32F105VCT6
• Description: MCU ARM 256KB FLASH MEM 100-LQFP
• Manufacturer: STMicroelectronics
• Series: STM32r

Specifications of STM32F105VCT6

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 72MHz
• Connectivity: CAN, Ethernet, I²C, IrDA, LIN, SPI, UART/USART, USB OTG
• Peripherals: DMA, POR, PWM, Voltage Detect, WDT
• Number Of I /o: 80
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 3.6 V
• Data Converters: A/D 16x12b; D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-LQFP
• Processor Series: STM32F105x
• Core: ARM Cortex M3
• Data Bus Width: 32 bit
• Data Ram Size: 64 KB
• Interface Type: CAN, I2C, SPI, USART
• Maximum Clock Frequency: 72 MHz
• Number Of Programmable I/os: 80
• Number Of Timers: 10
• Operating Supply Voltage: 2 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWARM, EWARM-BL, MDK-ARM, RL-ARM, ULINK2
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 12 bit x 2, 16 Channel
• On-chip Dac: 12 bit x 2, 2 Channel
• For Use With: 497-10591 - DAUGHTER BOARD FOR STM32497-9040 - DEV KIT FOR STM32497-9041 - DEV KIT FOR STM32497-9042 - DEV KIT FOR STM32497-9043 - DEV KIT FOR STM32497-8924 - EVAL BOARD FOR STM32F107VCT497-8853 - BOARD DEMO STM32 UNIV USB-UUSCI
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 497-8917

STM32F105xx, STM32F107xx
Table 5.
G3 20 29
G4 24 33
G5 28 37
G6
K2 17 26
E4 18 27
H3 21 30
K3 23 32
H4 25 34
K4 27 36
H5
K5
H6
J2 16 25
F4 19 28
J3 22 31
J4 26 35
J5
J6
-
-
Pins
-
-
-
-
-
-
-
-
38
39
40
41
42
43
-
-
Pin definitions (continued)
Pin name
V
V
V
V
PE10
PE11
PE12
PC4
PC5
PB0
PB1
PB2
PE7
PE8
PE9
PA2
PA3
PA4
PA5
PA6
PA7
DD_4
DD_7
SS_4
SS_7
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O FT PB2/BOOT1
I/O FT
I/O FT
I/O FT
I/O FT
I/O FT
I/O FT
S
S
S
S
(after reset)
function
V
V
PE10
PE11
PE12
Main
PC4
PC5
PB0
PB1
PE7
PE8
PE9
PA2
PA3
PA4
PA5
PA6
PA7
DD_4
SS_4
Doc ID 15274 Rev 5
(3)
TIM2_CH3
USART2_CK
TIM2_CH4
SPI1_MISO
SPI1_MOSI
SPI1_NSS
ADC12_IN9/TIM3_CH4
DAC_OUT2 / ADC12_IN5
TIM5_CH4/ADC12_IN3 /
TIM5_CH3/ADC12_IN2/
ADC12_IN8/TIM3_CH3/
ETH_RMII_CRS_DV
ETH_MII_RX_DV
ETH_MII_RXD0
ETH_MII_RXD1
ETH_MII_RXD2
ETH_MII_RXD3
ETH_RMII_MDIO
ETH_RMII_RXD0
ETH_RMII_RXD1
USART2_RX
USART2_TX
SPI1_SCK
ADC12_IN14/
ADC12_IN15/
TIM3_CH2
TIM3_CH1
(7)
Default
(7)
(7)
/ ETH_MII_MDIO/
(7)
(7)
/ ETH_MII_COL
(7)
/DAC_OUT1 /
/ADC12_IN6 /
/ADC12_IN7 /
/ ADC12_IN4
Alternate functions
(7)
(7)
(7)
(7)
(7)
/
/
(8)
(8)
(8)
(8)
/
/
(8)
/
/
/
Pinouts and pin description
(7)
/
SPI3_NSS/I2S3_WS
(4)
TIM1_CH1N
TIM1_CH2N
TIM1_CH3N
TIM1_CH1N
TIM1_CH2N
TIM1_CH3N
TIM1_BKIN
TIM1_ETR
TIM1_CH1
TIM1_CH2
Remap
27/101