Z86E3116SEG Zilog, Z86E3116SEG Datasheet - Page 40

• Manufacturer Part Number: Z86E3116SEG
• Description: IC MICROCONTROLLER 2K 28-SOIC
• Manufacturer: Zilog
• Series: Z8®r

Specifications of Z86E3116SEG

• Core Processor: Z8
• Core Size: 8-Bit
• Speed: 16MHz
• Peripherals: POR, WDT
• Number Of I /o: 24
• Program Memory Size: 2KB (2K x 8)
• Program Memory Type: OTP
• Ram Size: 125 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 28-SOIC (7.5mm Width)
• Processor Series: Z86E3xx
• Core: Z8
• Data Bus Width: 8 bit
• Data Ram Size: 125 B
• Maximum Clock Frequency: 16 MHz
• Number Of Programmable I/os: 24
• Number Of Timers: 2
• Operating Supply Voltage: 3.5 V to 5.5 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Data Converters: -
• Connectivity: -
• Lead Free Status / Rohs Status: Details
• Other names: 269-3967; Z86E3116SEG

FUNCTIONAL DESCRIPTION (Continued)
Z86E30/E31/E40
Z8 4K OTP Microcontroller
Power-On Reset (POR). A timer circuit clocked by a ded-
icated on-board RC oscillator is used for the Power-On Re-
set (POR) timer function. The POR timer allows V
the oscillator circuit to stabilize before instruction execu-
tion begins.
The POR timer circuit is a one-shot timer triggered by one
of three conditions:
1. Power fail to Power OK status
2. Stop-Mode Recovery (if D5 of SMR=0)
3. WDT time-out
The POR time is a nominal 5 ms. Bit 5 of the STOP mode
Register (SMR) determines whether the POR timer is by-
passed after STOP-Mode Recovery (typical for an external
clock and RC/LC oscillators with fast start up times).
HALT. Turns off the internal CPU clock, but not the XTAL
oscillation. The counter/timers and external interrupt IRQ0,
IRQ1, and IRQ2 remain active. The device is recovered by
interrupts, either externally or internally generated. An in-
terrupt request must be executed (enabled) to exit HALT
Mode. After the interrupt service routine, the program con-
tinues from the instruction after the HALT.
40
PCON (FH) 00H
D7 D6 D5 D4 D3 D2 D1 D0
* Default Setting After Reset
Figure 30. Port Configuration Register (PCON)
P R E L I M I N A R Y
CC
(Write Only)
and
In order to enter STOP or HALT Mode, it is necessary to
first flush the instruction pipeline to avoid suspending exe-
cution in mid-instruction. To do this, the user must execute
a NOP (Opcode=FFH) immediately before the appropriate
sleep instruction, that is:
STOP. This instruction turns off the internal clock and ex-
ternal crystal oscillation and reduces the standby current
to 10 microamperes or less. STOP Mode is terminated by
one of the following resets: either by WDT time-out, POR,
a Stop-Mode Recovery Source, which is defined by the
SMR register or external reset. This causes the processor
to restart the application program at address 000CH.
Port Configuration Register (PCON). The PCON regis-
ter configures the ports individually; comparator output on
Port 3, open-drain on Port 0 and Port 1, low EMI on Ports
0, 1, 2 and 3, and low EMI oscillator. The PCON register is
located in the expanded register file at Bank F, location 00
(Figure 30).
0 Port 1 Open Drain
1 Port 1 Push-pull Active*
Comparator Output Port 3
0 P34, P37 Standard Output*
1 P34, P37 Comparator Output
0 Port 0 Low EMI
1 Port 0 Standard*
0 Port 1 Low EMI
1 Port 1 Standard*
0 Port 2 Low EMI
1 Port 2 Standard*
0 Port 3 Low EMI
1 Port 3 Standard*
0 Port 0 Open Drain
1 Port 0 Push-pull Active*
Low EMI Oscillator
0 Low EMI
1 Standard*
FF
6F
FF
7F
STOP
HALT
NOP
NOP
or
; clear the pipeline
; enter STOP Mode
; clear the pipeline
; enter HALT Mode
DS97Z8X0502
Zilog