AT91SAM7S512-MU Atmel, AT91SAM7S512-MU Datasheet - Page 208

MCU ARM 512K HI SPD FLASH 64-QFN

AT91SAM7S512-MU

Manufacturer Part Number
AT91SAM7S512-MU
Description
MCU ARM 512K HI SPD FLASH 64-QFN
Manufacturer
Atmel
Series
AT91SAMr
Datasheets

Specifications of AT91SAM7S512-MU

Core Processor
ARM7
Core Size
16/32-Bit
Speed
55MHz
Connectivity
I²C, SPI, SSC, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-VQFN Exposed Pad, 64-HVQFN, 64-SQFN, 64-DHVQFN
For Use With
AT91SAM-ICE - EMULATOR FOR AT91 ARM7/ARM9AT91SAM7S-EK - KIT EVAL FOR ARM AT91SAM7S
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7S512-MU
Manufacturer:
ATMEL
Quantity:
9 500
Part Number:
AT91SAM7S512-MU
Manufacturer:
ATMEL
Quantity:
165
Part Number:
AT91SAM7S512-MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
25.9.9
Register Name:
Access Type:
Possible limitations on PLL input frequencies and multiplier factors should be checked before using the PMC.
• DIV: Divider
• PLLCOUNT: PLL Counter
Specifies the number of slow clock cycles before the LOCK bit is set in PMC_SR after CKGR_PLLR is written.
• OUT: PLL Clock Frequency Range
To optimize clock performance, this field must be programmed as specified in “PLL Characteristics” in the Electrical Char-
acteristics section of the product datasheet.
• MUL: PLL Multiplier
0 = The PLL is deactivated.
1 up to 2047 = The PLL Clock frequency is the PLL input frequency multiplied by MUL+ 1.
• USBDIV: Divider for USB Clock (Does not Pertain to AT91SAM73S2/16
208
DIV
0
1
2 - 255
31
23
15
7
0
0
1
1
AT91SAM7S Series Preliminary
PMC Clock Generator PLL Register
OUT
USBDIV
30
22
14
CKGR_PLLR
Read-write
6
0
1
0
1
29
21
13
5
USBDIV
Divider Selected
Divider output is 0
Divider is bypassed
Divider output is the selected clock divided by DIV.
Divider for USB Clock(s)
Divider output is PLL clock output.
Divider output is PLL clock output divided by 2.
Divider output is PLL clock output divided by 4.
Reserved.
28
20
12
4
MUL
DIV
27
19
11
3
PLLCOUNT
26
18
10
2
MUL
25
17
9
1
6175K–ATARM–30-Aug-10
24
16
8
0

Related parts for AT91SAM7S512-MU