ATMEGA32M1-15MD Atmel, ATMEGA32M1-15MD Datasheet - Page 20

• Manufacturer Part Number: ATMEGA32M1-15MD
• Description: MCU AVR 32K FLASH 15MHZ 32-QFN
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA32M1-15MD

• Package / Case: 32-VQFN
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 150°C
• Speed: 16MHz
• Eeprom Size: 1K x 8
• Core Processor: AVR
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Program Memory Size: 32KB (32K x 8)
• Data Converters: A/D 11x10b; D/A 1x10b
• Oscillator Type: Internal
• Peripherals: Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
• Connectivity: CAN, LIN, SPI, UART/USART
• Core Size: 8-Bit
• Processor Series: ATMEGA32x
• Core: AVR8
• Data Bus Width: 8 bit
• Data Ram Size: 2 KB
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT, ATA6834-DK, ATADAPCAN01
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of I /o: -
• Lead Free Status / Rohs Status: Details

7647DS–AVR–08/08
5. Wrong TSOFFSET manufacturing calibration value.
6. PD0-PD3 set to outputs and PD4 pulled down following power-on with external reset
a. Slave task of master node:
b. For slaves nodes, the workaround is in 2 parts:
The time-out counter is disabled during the RESPONSE when the workaround is set.
Erroneous value of TSOFFSET programmed in signature byte.
(TSOFFSET was introduced from REVB silicon).
Problem fix / workaround
To identify RevB with wrong TSOFFSET value, check device signature byte at address
0X3F if value is not 0X42 (Ascii code ‘B’) then use the following formula.
TS_OFFSET(True) = (150*(1-TS_GAIN))+TS_OFFSET.
active.
At power-on with the external reset signal active the four I/O lines PD0-PD3 may be forced
into an output state. Normally these lines should be in an input state. PD4 may be pulled
down with internal 220 kOhm resistor. Following release of the reset line (whatever is the
startup time) with the clock running the I/Os PD0-PD4 will adopt their intended input state.
Problem fix / workaround
None
Before enabling the HEADER, the master must set the appropriate LIN13 bit value in
LINCR register.
– Before enabling the RESPONSE, use the following function:
– Once the RESPONSE is received or sent (having RxOK or TxOK as well as
LERR), use the following function:
unsigned char
}
void
}
void
temp = LINBTR;
LINCR = 0x00;
LINBTR = (1<<LDISR)|temp;
LINCR
LINDLR = 0x88;
LINCR = 0x00;
LINBTR = 0x00;
LINCR
lin_wa_tail(void)
lin_wa_head(void) {
= (1<<LIN13)|(1<<LENA)|(0<<LCMD2)|(0<<LCMD1)|(0<<LCMD0);
= (0<<LIN13)|(1<<LENA)|(0<<LCMD2)|(0<<LCMD1)|(0<<LCMD0);
temp;
// It is not a RESET !
// If it isn't already done
// It is not a RESET !
{
ATmega16/32/64/M1/C1
21