PIC16C72-04I/SO Microchip Technology, PIC16C72-04I/SO Datasheet - Page 58
![IC MCU OTP 2KX14 A/D PWM 28SOIC](/photos/6/59/65909/150-28-soic_sml.jpg)
PIC16C72-04I/SO
Manufacturer Part Number
PIC16C72-04I/SO
Description
IC MCU OTP 2KX14 A/D PWM 28SOIC
Manufacturer
Microchip Technology
Series
PIC® 16Cr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC16F818-ISO.pdf
(6 pages)
3.PIC16C72-04SO.pdf
(289 pages)
4.PIC16C72-04SO.pdf
(125 pages)
5.PIC16C72-04SO.pdf
(8 pages)
Specifications of PIC16C72-04I/SO
Core Processor
PIC
Core Size
8-Bit
Speed
4MHz
Connectivity
I²C, SPI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
22
Program Memory Size
3.5KB (2K x 14)
Program Memory Type
OTP
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 6 V
Data Converters
A/D 5x8b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SOIC (7.5mm Width)
For Use With
XLT28SO-1 - SOCKET TRANSITION 28SOIC 300MIL309-1024 - ADAPTER 28-SOIC TO 28-DIP309-1023 - ADAPTER 28-SOIC TO 28-DIP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
PIC16C72 Series
9.4
9.5
An A/D conversion can be started by the “special event
trigger” of the CCP1 module. This requires that the
CCP1M3:CCP1M0 bits (CCP1CON<3:0>) be pro-
grammed as 1011 and that the A/D module is enabled
(ADON bit is set). When the trigger occurs, the
TABLE 9-2
DS39016A-page 58
Address
0Bh,8Bh
0Ch
8Ch
1Eh
1Fh
9Fh
05h
85h
Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.
Note:
A/D Conversions
Use of the CCP Trigger
The GO/DONE bit should NOT be set in
the same instruction that turns on the A/D.
Name
INTCON
PIR1
PIE1
ADRES
ADCON0 ADCS1 ADCS0 CHS2 CHS1 CHS0 GO/DONE
ADCON1
PORTA
TRISA
REGISTERS/BITS ASSOCIATED WITH A/D
A/D Result Register
Bit 7
GIE
—
—
—
—
—
ADIE
PEIE
ADIF
Bit 6
—
—
—
PORTA Data Direction Register
Bit 5
T0IE
RA5
—
—
—
INTE
Bit 4
RA4
—
—
—
Preliminary
SSPIF
SSPIE
RBIE
Bit 3
RA3
—
CCP1IE
CCP1IF
PCFG2
GO/DONE bit will be set, starting the A/D conversion,
and the Timer1 counter will be reset to zero. Timer1 is
reset to automatically repeat the A/D acquisition period
with minimal software overhead (moving the ADRES to
the desired location). The appropriate analog input
channel must be selected and the minimum acquisition
done before the “special event trigger” sets the
GO/DONE bit (starts a conversion).
If the A/D module is not enabled (ADON is cleared),
then the “special event trigger” will be ignored by the
A/D module, but will still reset the Timer1 counter.
Bit 2
T0IF
RA2
TMR2IF TMR1IF -0-- 0000
TMR2IE TMR1IE -0-- 0000
PCFG1
INTF
Bit 1
RA1
—
PCFG0
ADON
RBIF
Bit 0
RA0
1998 Microchip Technology Inc.
0000 000x
xxxx xxxx
0000 00-0
---- -000
--0x 0000
--11 1111
Value on:
POR,
BOR
other Resets
Value on all
0000 000u
-0-- 0000
-0-- 0000
uuuu uuuu
0000 00-0
---- -000
--0u 0000
--11 1111