ATXMEGA32D4-AU Atmel, ATXMEGA32D4-AU Datasheet - Page 93
![IC MCU AVR 32KB FLASH 100TQFP](/photos/6/70/67042/313-44-tqfp_sml.jpg)
ATXMEGA32D4-AU
Manufacturer Part Number
ATXMEGA32D4-AU
Description
IC MCU AVR 32KB FLASH 100TQFP
Manufacturer
Atmel
Series
AVR® XMEGAr
Datasheet
1.ATXMEGA16D4-AU.pdf
(105 pages)
Specifications of ATXMEGA32D4-AU
Core Processor
AVR
Core Size
8/16-Bit
Speed
32MHz
Connectivity
I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
34
Program Memory Size
32KB (16K x 16)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.6 V ~ 3.6 V
Data Converters
A/D 12x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Processor Series
ATXMEGA32x
Core
AVR8
Data Bus Width
8 bit
3rd Party Development Tools
EWAVR, EWAVR-BL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATXMEGA32D4-AU
Manufacturer:
Atmel
Quantity:
123
Part Number:
ATXMEGA32D4-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
8135J–AVR–12/10
Table 33-1.
11. PWM is not restarted properly after a fault in cycle-by-cycle mode
12. BOD will be enabled after any reset
13. Sampled BOD in Active mode will cause noise when bandgap is used as reference
14. EEPROM page buffer always written when NVM DATA0 is written
15. Pending full asynchronous pin change interrupts will not wake the device
16. Pin configuration does not affect Analog Comparator output
Problem fix/Workaround
When the AWeX fault restore mode is set to cycle-by-cycle, the waveform output will not
return to normal operation at first update after fault condition is no longer present.
Problem fix/Workaround
Do a write to any AWeX I/O register to re-enable the output.
If any reset source goes active, the BOD will be enabled and keep the device in reset if the
VCC voltage is below the programmed BOD level. During Power-On Reset, reset will not be
released until VCC is above the programmed BOD level even if the BOD is disabled.
Problem fix/Workaround
Do not set the BOD level higher than VCC even if the BOD is not used.
Using the BOD in sampled mode when the device is running in Active or Idle mode will add
noise on the bandgap reference for ADC, DAC and Analog Comparator.
Problem fix/Workaround
If the bandgap is used as reference for either the ADC, DAC or the Analog Comparator, the
BOD must not be set in sampled mode.
If the EEPROM is memory mapped, writing to NVM DATA0 will corrupt data in the EEPROM
page buffer.
Problem fix/Workaround
Before writing to NVM DATA0, for example when doing software CRC or flash page buffer
write, check if EEPROM page buffer active loading flag (EELOAD) is set. Do not write NVM
DATA0 when EELOAD is set.
Any full asynchronous pin-change Interrupt from pin 2, on any port, that is pending when the
sleep instruction is executed, will be ignored until the device is woken from another source
or the source triggers again. This applies when entering all sleep modes where the System
Clock is stopped.
Problem fix/Workaround
None.
The Output/Pull and inverted pin configuration does not affect the Analog Comparator
output.
PGM
0
0
1
1
Configure PWM and CWCM according to this table:
CWCM
0
1
0
1
Description
PGM and CWCM disabled
PGM enabled
PGM and CWCM enabled
PGM enabled
XMEGA D4
93