PIC16F73T-E/SO Microchip Technology, PIC16F73T-E/SO Datasheet - Page 32
![IC MCU FLASH 4KX14 A/D 28SOIC](/photos/6/59/65909/150-28-soic_sml.jpg)
PIC16F73T-E/SO
Manufacturer Part Number
PIC16F73T-E/SO
Description
IC MCU FLASH 4KX14 A/D 28SOIC
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC16F688T-ISL.pdf
(688 pages)
3.PIC16F818-ISO.pdf
(6 pages)
4.PIC16F73-ISP.pdf
(174 pages)
5.PIC16F73-ISP.pdf
(14 pages)
6.PIC16F73-ISP.pdf
(12 pages)
Specifications of PIC16F73T-E/SO
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
22
Program Memory Size
7KB (4K x 14)
Program Memory Type
FLASH
Ram Size
192 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Data Converters
A/D 5x8b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
28-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Other names
PIC16F73TE/SO
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F73T-E/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
PIC16F7X
3.3
A program memory location may be read by writing two
bytes of the address to the PMADR and PMADRH reg-
isters and then setting control bit RD (PMCON1<0>).
Once the read control bit is set, the microcontroller will
use the next two instruction cycles to read the data. The
data is available in the PMDATA and PMDATH regis-
ters after the second NOP instruction. Therefore, it can
be read as two bytes in the following instructions. The
PMDATA and PMDATH registers will hold this value
until the next read operation.
EXAMPLE 3-1:
TABLE 3-1:
DS30325B-page 30
Address
10Dh
10Fh
10Ch
10Eh
18Ch
Legend:
Note 1: This bit always reads as a ‘1’.
Required
Sequence
Reading the FLASH Program
Memory
x = unknown, u = unchanged, r = reserved, - = unimplemented read as '0'. Shaded cells are not used during FLASH access.
PMADR
PMADRH
PMDATA Data Register Low Byte
PMDATH
PMCON1
Name
BSF
BCF
MOVF
MOVWF
MOVF
MOVWF
BSF
BSF
NOP
NOP
BCF
MOVF
MOVF
REGISTERS ASSOCIATED WITH PROGRAM FLASH
Address Register Low Byte
FLASH PROGRAM READ
Bit 7
—
—
—
STATUS, RP1
STATUS, RP0
ADDRH, W
PMADRH
ADDRL, W
PMADR
STATUS, RP0
PMCON1, RD
STATUS, RP0
PMDATA, W
PMDATH, W
(1)
Bit 6
—
—
—
Data Register High Byte
Bit 5
—
—
;
; Bank 2
;
; MSByte of Program Address to read
;
; LSByte of Program Address to read
; Bank 3 Required
; EEPROM Read Sequence
; memory is read in the next two cycles after BSF PMCON1,RD
;
; Bank 2
; W = LSByte of Program PMDATA
; W = MSByte of Program PMDATA
Address Register High Byte
Bit 4
—
Bit 3
—
3.4
FLASH program memory has its own code protect
mechanism. External Read and Write operations by
programmers are disabled if this mechanism is
enabled.
The microcontroller can read and execute instructions
out of the internal FLASH program memory, regardless
of the state of the code protect configuration bits.
Bit 2
—
Operation During Code Protect
Bit 1
—
Bit 0
RD
2002 Microchip Technology Inc.
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
1--- ---0 1--- ---0
Value on:
POR,
BOR
Value on
RESETS
all other