PIC16F916-I/SS Microchip Technology, PIC16F916-I/SS Datasheet - Page 12
![IC PIC MCU FLASH 8KX14 28SSOP](/photos/6/81/68119/150-28-ssop_sml.jpg)
PIC16F916-I/SS
Manufacturer Part Number
PIC16F916-I/SS
Description
IC PIC MCU FLASH 8KX14 28SSOP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC16F913-ISS.pdf
(330 pages)
3.PIC16F913-ISS.pdf
(8 pages)
4.PIC16F913-ISS.pdf
(34 pages)
Specifications of PIC16F916-I/SS
Core Size
8-Bit
Program Memory Size
14KB (8K x 14)
Core Processor
PIC
Speed
20MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number Of I /o
24
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
352 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 5x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SSOP
Controller Family/series
PIC16F
No. Of I/o's
24
Eeprom Memory Size
256Byte
Ram Memory Size
352Byte
Cpu Speed
20MHz
No. Of Timers
3
Processor Series
PIC16F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
352 B
Interface Type
SSP, I2C, AUSART, SPI
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
24
Number Of Timers
2
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DV164120
Minimum Operating Temperature
- 40 C
On-chip Adc
5 bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
MA160011 - DAUGHTER BOARD PICDEM LCD 16F91XAC164307 - MODULE SKT FOR PM3 28SSOPXLT28SS-1 - SOCKET TRANSITION ICE 28SSOP
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F916-I/SS
Manufacturer:
Microchi
Quantity:
204
Company:
Part Number:
PIC16F916-I/SS
Manufacturer:
Cypress
Quantity:
1 466
Part Number:
PIC16F916-I/SS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
PIC16F91X/946
3.1.6
The ICSPCLK pin is used as a clock input and the
ICSPDAT pin is used for entering command bits and
data input/output during serial operation. To input a
command, ICSPCLK is cycled six times. Each
command bit is latched on the falling edge of the clock
with the LSb of the command being input first. The data
input onto the ICSPDAT pin is required to have a
minimum setup and hold time (see Table 6-1), with
respect to the falling edge of the clock. Commands that
have data associated with them (Read and Load) are
specified to have a minimum delay of T
the command and the data. After this delay, the clock
pin is cycled 16 times with the first cycle being a Start
bit and the last cycle being a Stop bit.
TABLE 3-1:
DS41244F-page 12
Load Configuration
Load Data For Program Memory
Load Data For Data Memory
Read Data From Program Memory
Read Data From Data Memory
Increment Address
Begin Programming
Begin Programming
End Programming
Bulk Erase Program Memory
Bulk Erase Data Memory
Row Erase Program Memory
SERIAL PROGRAM/VERIFY
OPERATION
Command
COMMAND MAPPING FOR PIC16F91X/946
DLY
1 between
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
0
1
0
x
x
1
Mapping (MSb … LSb)
0
0
0
0
0
0
1
1
1
1
1
0
During a read operation, the LSb will be transmitted
onto the ICSPDAT pin on the rising edge of the second
cycle. For a load operation, the LSb will be latched on
the falling edge of the second cycle. A minimum T
delay
commands,
command, which requires a T
All commands and data words are transmitted LSb first.
Data is transmitted on the rising edge and latched on
the falling edge of the ICSPCLK. To allow for decoding
of commands and reversal of data pin configuration, a
time separation of at least T
command and a data word.
The commands that are available are described in
Table 3-1.
0
0
0
1
1
1
0
0
0
0
0
0
is
also
except
0
1
1
0
0
1
0
0
1
0
1
0
specified
0
0
1
0
1
0
0
0
0
1
1
1
for
© 2009 Microchip Technology Inc.
DLY
0, data (14), 0
0, data (14), 0
0, data (8), zero (6), 0
0, data (14), 0
0, data (8), zero (6), 0
Internally Timed
Externally Timed
Internally Timed
Internally Timed
Internally Timed
the
DIS
between
1 is required between a
.
End
Data
Programming
consecutive
DLY
1