PIC16LC72A-04/SO Microchip Technology, PIC16LC72A-04/SO Datasheet - Page 52
![IC MCU OTP 2KX14 A/D PWM 28SOIC](/photos/6/59/65909/150-28-soic_sml.jpg)
PIC16LC72A-04/SO
Manufacturer Part Number
PIC16LC72A-04/SO
Description
IC MCU OTP 2KX14 A/D PWM 28SOIC
Manufacturer
Microchip Technology
Series
PIC® 16Cr
Specifications of PIC16LC72A-04/SO
Core Processor
PIC
Core Size
8-Bit
Speed
4MHz
Connectivity
I²C, SPI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
22
Program Memory Size
3.5KB (2K x 14)
Program Memory Type
OTP
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 5x8b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
28-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16LC72A-04/SO
Manufacturer:
Microchip Technology
Quantity:
5 000
PIC16C62B/72A
9.1
For the A/D converter to meet its specified accuracy,
the charge holding capacitor (C
to fully charge to the input channel voltage level. The
analog input model is shown in Figure 9-2. The source
impedance (R
impedance directly affect the time required to charge
the capacitor C
impedance varies over the device voltage (V
source impedance affects the offset voltage at the ana-
log input (due to pin leakage current). The maximum
recommended impedance for analog sources is 10
k . After the analog input channel is selected
(changed), this acquisition must pass before the con-
version can be started.
FIGURE 9-2:
EQUATION 9-1:
DS35008B-page 52
T
ACQ
A/D Acquisition Requirements
=
=
S
Amplifier Settling Time +
Hold Capacitor Charging Time +
Temperature Coefficient
T
T
T
T
) and the internal sampling switch (R
AMP
AMP
C
COFF
HOLD
= - (51.2pF)(1k + R
ANALOG INPUT MODEL
Legend C
+ T
= 5 S
= (Temp -25 C)(0.05 S/ C)
VA
. The sampling switch (R
ACQUISITION TIME
C
Rs
+ T
V
I leakage
R
SS
C
T
PIN
IC
HOLD
COFF
ANx
C
5 pF
HOLD
PIN
= input capacitance
= threshold voltage
= leakage current at the pin due to
= interconnect resistance
= sampling switch
= sample/hold capacitance (from DAC)
various junctions
) must be allowed
SS
+ R
S
) In(1/511)
V
DD
DD
). The
V
V
T
T
Preliminary
SS
SS
= 0.6V
= 0.6V
)
)
I leakage
± 500 nA
To calculate the minimum acquisition time, T
Equation 9-1. This equation calculates the acquisition
time to within 1/2 LSb error (512 steps for the A/D). The
1/2 LSb error is the maximum error allowed for the A/D
to meet its specified accuracy.
In general;
Assuming R
T
By increasing V
can be substantially reduced.
R
ACQ
Note:
IC
1k
13.0 Sec
V
SS R
DD
Sampling
Switch
When the conversion is started, the hold-
ing capacitor is disconnected from the
input pin.
Vdd
Temp. = 50 C (122 F)
S
6V
5V
4V
3V
2V
SS
DD
= 10k
= 3.0V (R
and reducing R
5 6 7 8 9 10 11
V
SS
C
= DAC capacitance
= 51.2 pF
R
(k )
HOLD
SS
1999 Microchip Technology Inc.
SS
= 10k
S
and Temp., T
ACQ
, see
ACQ