PIC18F25K22-I/ML Microchip Technology, PIC18F25K22-I/ML Datasheet - Page 388

MCU 8BIT 32KB FLASH 5.5V 28QFN

PIC18F25K22-I/ML

Manufacturer Part Number
PIC18F25K22-I/ML
Description
MCU 8BIT 32KB FLASH 5.5V 28QFN
Manufacturer
Microchip Technology
Series
PIC® XLP™ 18Fr

Specifications of PIC18F25K22-I/ML

Core Size
8-Bit
Program Memory Size
32KB (16K x 16)
Core Processor
PIC
Speed
64MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
24
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 19x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
Controller Family/series
PIC18
No. Of I/o's
25
Eeprom Memory Size
256Byte
Ram Memory Size
1536Byte
Cpu Speed
64MHz
No. Of Timers
7
Processor Series
PIC18F
Core
PIC
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
PG164130, DV164005
Data Bus Width
8 bit
Maximum Clock Frequency
16 MHz
Data Ram Size
1.5 KB
On-chip Adc
Yes
Number Of Programmable I/os
25
Number Of Timers
7
Operating Supply Voltage
1.8 V to 5.5 V
Operating Temperature Range
- 40 C to + 85 C
A/d Bit Size
10 bit
A/d Channels Available
17
Height
0.48 mm
Interface Type
I2C, SPI, USART
Length
4 mm
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Supply Voltage (max)
5.5 V
Supply Voltage (min)
1.8 V
Width
4 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F25K22-I/ML
Manufacturer:
MICROCHIP
Quantity:
7 200
Part Number:
PIC18F25K22-I/ML
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
PIC18(L)F2X/4XK22
GOTO
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
1st word (k<7:0>)
2nd word(k<19:8>)
Description:
Words:
Cycles:
Example:
DS41412D-page 388
Q Cycle Activity:
After Instruction
operation
Decode
PC =
Q1
No
Address (THERE)
Read literal
operation
Unconditional Branch
GOTO k
0  k  1048575
k  PC<20:1>
None
GOTO
anywhere within entire
2-Mbyte memory range. The 20-bit
value ‘k’ is loaded into PC<20:1>.
GOTO
instruction.
2
2
GOTO THERE
‘k’<7:0>,
1110
1111
Q2
No
allows an unconditional branch
is always a two-cycle
k
1111
19
operation
operation
kkk
Q3
No
No
k
kkkk
7
kkk
Read literal
Write to PC
‘k’<19:8>,
operation
Q4
No
kkkk
kkkk
Preliminary
0
8
INCF
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
Q Cycle Activity:
Before Instruction
After Instruction
Decode
CNT
Z
C
DC
CNT
Z
C
DC
Q1
=
=
=
=
=
=
=
=
register ‘f’
Increment f
INCF
0  f  255
d  [0,1]
a  [0,1]
(f) + 1  dest
The contents of register ‘f’ are
incremented. If ‘d’ is ‘0’, the result is
placed in W. If ‘d’ is ‘1’, the result is
placed back in register ‘f’ (default).
If ‘a’ is ‘0’, the Access Bank is selected.
If ‘a’ is ‘1’, the BSR is used to select the
GPR bank.
If ‘a’ is ‘0’ and the extended instruction
set is enabled, this instruction operates
in Indexed Literal Offset Addressing
mode whenever f 95 (5Fh). See
Section 25.2.3 “Byte-Oriented and
Bit-Oriented Instructions in Indexed
Literal Offset Mode”
1
1
INCF
C, DC, N, OV, Z
Read
0010
Q2
FFh
0
?
?
00h
1
1
1
 2010 Microchip Technology Inc.
f {,d {,a}}
10da
CNT, 1, 0
Process
Data
Q3
ffff
for details.
destination
Write to
Q4
ffff

Related parts for PIC18F25K22-I/ML