DSPIC33FJ06GS202-E/SO Microchip Technology, DSPIC33FJ06GS202-E/SO Datasheet - Page 10
![IC DSPIC MCU/DSP 6K 28-SOIC](/photos/6/59/65909/150-28-soic_sml.jpg)
DSPIC33FJ06GS202-E/SO
Manufacturer Part Number
DSPIC33FJ06GS202-E/SO
Description
IC DSPIC MCU/DSP 6K 28-SOIC
Manufacturer
Microchip Technology
Series
dsPIC™ 33Fr
Datasheets
1.DSPIC33FJ06GS101-ISO.pdf
(346 pages)
2.DSPIC33FJ06GS101-ISO.pdf
(18 pages)
3.DSPIC33FJ06GS101-ISO.pdf
(16 pages)
Specifications of DSPIC33FJ06GS202-E/SO
Program Memory Type
FLASH
Program Memory Size
6KB (6K x 8)
Package / Case
28-SOIC (7.5mm Width)
Core Processor
dsPIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
21
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 6x12b, D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Product
DSCs
Data Bus Width
16 bit
Processor Series
DSPIC33F
Core
dsPIC
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
21
Data Ram Size
1 KB
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPIC33FJ06GS202-E/SO
Manufacturer:
Microchip Technology
Quantity:
135
23. Module: UART
24. Module: I
25. Module: I
DS80439H-page 10
The UART error interrupt may not occur, or may
occur at an incorrect time, if multiple errors occur
during a short period of time.
Work around
Read the error flags in the UxSTA register
whenever a byte is received to verify the error
status. In most cases, these bits will be correct,
even if the UART error interrupt fails to occur.
Affected Silicon Revisions
When the I
slave with and address of 0x102, the I2CxRCV
register content for the lower address byte is 0x01
rather
acknowledges both address bytes.
Work around
None.
Affected Silicon Revisions
In 10-bit Addressing mode, some address
matches do not set the RBF flag or load the
receive register I2CxRCV, if the lower address
byte
particular, these include all addresses with the
form XX0000XXXX and XX1111XXXX, with the
following exceptions:
• 001111000X
• 011111001X
• 101111010X
• 111111011X
Work around
Ensure that the lower address byte in 10-bit
Addressing mode does not match any 7-bit
reserved addresses.
Affected Silicon Revisions
A2
A2
A2
X
X
X
matches
A3
A3
A3
X
X
X
than
2
2
2
C
C
C module is configured as a 10-bit
A4
A4
A4
X
X
X
0x02;
the
reserved
however,
addresses.
the
module
In
26. Module: PSV Operations
27. Module: Comparator
28. Module: PWM
An address error trap occurs in certain addressing
modes when accessing the first four bytes of an
PSV page. This only occurs when using the
following addressing modes:
• MOV.D
• Register Indirect Addressing (word or byte
Work around
Do not perform PSV accesses to any of the first
four bytes using the above addressing modes. For
applications using the C language, MPLAB C30
version 3.11 or higher, provides the following
command-line switch that implements a work
around for the erratum.
-merrata=psv_trap
Refer to the readme.txt file in the MPLAB C30
v3.11 tool suite for further details.
Affected Silicon Revisions
The Comparator fails to wake the CPU from Sleep
mode when the internal voltage reference is used
(i.e., EXTREF bit is set to ‘0’).
Work around
Use the external reference source by setting the
EXTREF bit to ‘1’.
Affected Silicon Revisions
When multiple PWM channels are operating in
Independent Time Base mode (ITB = 1) and the
frequency is being updated on the fly, PWM
channels configured for Push-Pull mode may not
remain synchronized with other PWM output
modes.
Work around
When multiple PWM channels are operating in
Independent Time Base mode, immediate updates
to the PWM module (IUE = 1) must be enabled for
PWM channels to remain synchronized.
Affected Silicon Revisions
A2
A2
A2
mode) with pre/post-decrement
X
X
X
A3
A3
A3
X
X
X
A4
A4
A4
X
X
X
© 2010 Microchip Technology Inc.