PIC12C672-10I/MF Microchip Technology, PIC12C672-10I/MF Datasheet - Page 229

no-image

PIC12C672-10I/MF

Manufacturer Part Number
PIC12C672-10I/MF
Description
IC MCU OTP 2KX14 A/D 8DFN
Manufacturer
Microchip Technology
Series
PIC® 12Cr
Datasheets

Specifications of PIC12C672-10I/MF

Core Processor
PIC
Core Size
8-Bit
Speed
10MHz
Peripherals
POR, WDT
Number Of I /o
5
Program Memory Size
3.5KB (2K x 14)
Program Memory Type
OTP
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 4x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
8-DFN
For Use With
AC164324 - MODULE SKT FOR MPLAB 8DFN/16QFNXLT08DFN2 - SOCKET TRANSITION ICE 14DIP/8DFNXLT08DFN - SOCKET TRANSITION ICE 8DFNAC164032 - ADAPTER PICSTART PLUS 8DFN/DIPAC124001 - MODULE SKT PROMATEII 8DIP/SOIC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Connectivity
-
Other names
PIC12C67210I/MF
15.3.3
1997 Microchip Technology Inc.
SPI Master SSPM3:SSPM0 = 00xxb
Typical Connection
MSb
PROCESSOR 1
Serial Input Buffer
Figure 15-2
(Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both
shift registers on their programmed clock edge, and latched on the edge of the clock specified by
the SMP bit. Both processors should be programmed to same Clock Polarity (CKP), then both
controllers would send and receive data at the same time. Whether the data is meaningful (or
dummy data) depends on the application software. This leads to three scenarios for data trans-
mission:
• Master sends data — Slave sends dummy data
• Master sends data — Slave sends data
• Master sends dummy data — Slave sends data
Figure 15-2:
Shift Register
(SSPBUF)
(SSPSR)
shows a typical connection between two microcontrollers. The master controller
LSb
SPI Master/Slave Connection
SDO
SCK
SDI
Serial Clock
SDO
SCK
SDI
Section 15. SSP
SPI Slave SSPM3:SSPM0 = 010xb
MSb
Serial Input Buffer
Shift Register
PROCESSOR 2
(SSPBUF)
(SSPSR)
DS31015A-page 15-9
LSb
15

Related parts for PIC12C672-10I/MF