PIC16F1826-I/ML Microchip Technology, PIC16F1826-I/ML Datasheet - Page 60

• Manufacturer Part Number: PIC16F1826-I/ML
• Description: IC PIC MCU FLASH 2K 28-QFN
• Manufacturer: Microchip Technology
• Series: PIC® XLP™ 16Fr

Specifications of PIC16F1826-I/ML

• Core Size: 8-Bit
• Program Memory Size: 3.5KB (2K x 14)
• Core Processor: PIC
• Speed: 32MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: FLASH
• Eeprom Size: 256 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
• Controller Family/series: PIC16F
• Eeprom Memory Size: 256Byte
• Ram Memory Size: 256Byte
• Cpu Speed: 32MHz
• No. Of Timers: 3
• Interface: EUSART, I2C, SPI
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

PIC16F/LF1826/27
5.2.2.5
The system clock speed can be selected via software
using the Internal Oscillator Frequency Select bits
IRCF<3:0> of the OSCCON register.
The output of the 16 MHz HFINTOSC and 31 kHz
LFINTOSC connects to a postscaler and multiplexer
(see Figure 5-1). The Internal Oscillator Frequency
Select bits IRCF<3:0> of the OSCCON register select
the frequency output of the internal oscillators. One of
the following frequencies can be selected via software:
• 32 MHz (requires 4X PLL)
• 16 MHz
• 8 MHz
• 4 MHz
• 2 MHz
• 1 MHz
• 500 kHz (Default after Reset)
• 250 kHz
• 125 kHz
• 62.5 kHz
• 31.25 kHz
• 31 kHz (LFINTOSC)
The IRCF<3:0> bits of the OSCCON register allow
duplicate selections for some frequencies. These dupli-
cate choices can offer system design trade-offs. Lower
power consumption can be obtained when changing
oscillator sources for a given frequency. Faster transi-
tion times can be obtained between frequency changes
that use the same oscillator source.
5.2.2.6
The Internal Oscillator Block can be used with the 4X
PLL associated with the External Oscillator Block to
produce a 32 MHz internal system clock source. The
following settings are required to use the 32 MHz
internal clock source:
• The FOSC bits in Configuration Word 1 must be
• The IRCF bits in the OSCCON register must be
• The SPLLEN bit in the OSCCON register must be
DS41391B-page 60
Note:
set to use the INTOSC source as the device
system clock (FOSC<2:0> = 100).
set to the 8 MHz HFINTOSC selection
(IRCF<3:0> = 1110).
set to enable the 4X PLL.
Following any Reset, the IRCF<3:0> bits of
the OSCCON register are set to ‘0111’ and
the frequency selection is set to 500 kHz.
The user can modify the IRCF bits to
select a different frequency.
Internal Oscillator Frequency
Selection
32 MHz Internal Oscillator
Frequency Selection
Preliminary
5.2.2.7
When switching between the HFINTOSC, MFINTOSC
and the LFINTOSC, the new oscillator may already be
shut down to save power (see Figure 5-6). If this is the
case, there is a delay after the IRCF<3:0> bits of the
OSCCON register are modified before the frequency
selection takes place. The OSCSTAT register will
reflect the current active status of the HFINTOSC,
MFINTOSC and LFINTOSC oscillators. The sequence
of a frequency selection is as follows:
1.
2.
3.
4.
5.
6.
7.
See Figure 5-6 for more details.
If the internal oscillator speed is switched between two
clocks of the same source, there is no start-up delay
before the new frequency is selected. Clock switching
time delays are shown in Table 5-1.
Start-up delay specifications are located in the
oscillator
Specifications”.
Note:
IRCF<3:0> bits of the OSCCON register are
modified.
If the new clock is shut down, a clock start-up
delay is started.
Clock switch circuitry waits for a falling edge of
the current clock.
The current clock is held low and the clock
switch circuitry waits for a rising edge in the new
clock.
The new clock is now active.
The OSCSTAT register is updated as required.
Clock switch is complete.
The 4X PLL may also be enabled for use
with the Internal Oscillator Block by
programming
Configuration Word 2 to a ‘1’. However,
the 4X PLL cannot be disabled by
software and the 8 MHz HFINTOSC
option will no longer be available.
tables
Internal Oscillator Clock Switch
Timing
of
© 2009 Microchip Technology Inc.
Section 29.0
the
PLLEN
“Electrical
bit
in