PIC16F1827-E/ML Microchip Technology, PIC16F1827-E/ML Datasheet - Page 15
![MCU PIC 8BIT 4K FLASH 28-QFN](/photos/6/81/68120/150-28-qfn_sml.jpg)
PIC16F1827-E/ML
Manufacturer Part Number
PIC16F1827-E/ML
Description
MCU PIC 8BIT 4K FLASH 28-QFN
Manufacturer
Microchip Technology
Series
PIC® XLP™ 16Fr
Datasheets
1.PIC16F722-ISS.pdf
(8 pages)
2.PIC16F1826-IP.pdf
(406 pages)
3.PIC16F1826-IP.pdf
(12 pages)
4.PIC16F1826-IP.pdf
(8 pages)
5.PIC16F1826-IP.pdf
(40 pages)
Specifications of PIC16F1827-E/ML
Program Memory Type
FLASH
Program Memory Size
7KB (4K x 14)
Package / Case
28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
Core Processor
PIC
Core Size
8-Bit
Speed
32MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
16
Eeprom Size
256 x 8
Ram Size
384 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Processor Series
PIC16F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
384 B
Interface Type
I2C/SPI/UART
Maximum Clock Frequency
32 MHz
Number Of Programmable I/os
15
Number Of Timers
5
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005
Minimum Operating Temperature
- 40 C
On-chip Adc
12-ch x 10-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
4.3.3
The Load Data for Data Memory command will load a
14-bit “data word” when 16 cycles are applied.
However, the data memory is only 8 bits wide and thus,
only the first 8 bits of data after the Start bit will be
programmed into the data memory. It is still necessary
to cycle the clock the full 16 cycles in order to allow the
internal circuitry to reset properly (see Figure 4-3).
FIGURE 4-3:
4.3.4
The Read Data from Program Memory command will
transmit data bits out of the program memory map
currently accessed, starting with the second rising edge
of the clock input. The ICSPDAT pin will go into Output
mode on the first falling clock edge, and it will revert to
Input mode (high-impedance) after the 16th falling edge
of the clock. If the program memory is code-protected
(CP), the data will be read as zeros (see Figure 4-4).
FIGURE 4-4:
2010 Microchip Technology Inc.
ICSPCLK
ICSPDAT
(from device)
ICSPDAT
(from Programmer)
ICSPCLK
ICSPDAT
LOAD DATA FOR DATA MEMORY
READ DATA FROM PROGRAM
MEMORY
LOAD DATA FOR DATA MEMORY COMMAND
READ DATA FROM PROGRAM MEMORY
1
0
1
1
2
0
2
1
PIC16F/LF182X/PIC12F/LF1822
3
1
3
0
4
Advance Information
0
Input
4
0
5
0
5
0
6
X
6
X
T
DLY
T
DLY
1
1
x
0
2
LSb
2
LSb
Output
15
MSb
15
MSb 0
16
DS41390C-page 15
16
Input