ATTINY25V-10SSUR Atmel, ATTINY25V-10SSUR Datasheet - Page 116
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
ATTINY25V-10SSUR
Manufacturer Part Number
ATTINY25V-10SSUR
Description
MCU AVR 2KB FLASH 10MHZ 8SOIC
Manufacturer
Atmel
Series
AVR® ATtinyr
Datasheet
1.ATTINY25-20MU.pdf
(236 pages)
Specifications of ATTINY25V-10SSUR
Core Processor
AVR
Core Size
8-Bit
Speed
10MHz
Connectivity
USI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
6
Program Memory Size
2KB (1K x 16)
Program Memory Type
FLASH
Eeprom Size
128 x 8
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 116 of 236
- Download datasheet (5Mb)
116
ATtiny25/45/85
Figure 15-4
is only the physical layer that is shown since the system operation is highly dependent of the
communication scheme used. The main differences between the master and slave operation at
this level is the serial clock generation which is always done by the master. Only the slave uses
the clock control unit.
Clock generation must be implemented in software, but the shift operation is done automatically
in both devices. Note that clocking only on negative edges for shifting data is of practical use in
this mode. The slave can insert wait states at start or end of transfer by forcing the SCL clock
low. This means that the master must always check if the SCL line was actually released after it
has generated a positive edge.
Since the clock also increments the counter, a counter overflow can be used to indicate that the
transfer is completed. The clock is generated by the master by toggling the USCK pin via the
PORTB register.
The data direction is not given by the physical layer. A protocol, like the one used by the TWI-
bus, must be implemented to control the data flow.
Figure 15-5. Two-wire Mode, Typical Timing Diagram
Referring to the timing diagram
SDA
SCL
1. The start condition is generated by the master by forcing the SDA low line while keep-
2. In addition, the start detector will hold the SCL line low after the master has forced a
3. The master set the first bit to be transferred and releases the SCL line (C). The slave
4. After eight bits containing slave address and data direction (read or write) have been
5. When the slave is addressed, it holds the SDA line low during the acknowledgment
ing the SCL line high (A). SDA can be forced low either by writing a zero to bit 7 of the
USI Data Register, or by setting the corresponding bit in the PORTB register to zero.
Note that the Data Direction Register bit must be set to one for the output to be
enabled. The start detector logic of the slave device (see
detects the start condition and sets the USISIF Flag. The flag can generate an interrupt
if necessary.
negative edge on this line (B). This allows the slave to wake up from sleep or complete
other tasks before setting up the USI Data Register to receive the address. This is done
by clearing the start condition flag and resetting the counter.
samples the data and shifts it into the USI Data Register at the positive edge of the SCL
clock.
transferred, the slave counter overflows and the SCL line is forced low (D). If the slave
is not the one the master has addressed, it releases the SCL line and waits for a new
start condition.
cycle before holding the SCL line low again (i.e., the USI Counter Register must be set
to 14 before releasing SCL at (D)). Depending on the R/W bit the master or slave
shows two USI units operating in two-wire mode, one as master and one as slave. It
S
A B
C
ADDRESS
1 - 7
R/W
(Figure
8
D
15-5), a bus transfer involves the following steps:
ACK
9
E
DATA
1 - 8
ACK
9
Figure 15-6 on page
DATA
1 - 8
ACK
9
2586M–AVR–07/10
117)
P
F
Related parts for ATTINY25V-10SSUR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ATTINY25V-10MU](/photos/6/87/68751/313-20-qfn_tmb.jpg)
Part Number:
Description:
IC MCU AVR 2K FLASH 10MHZ 20-QFN
Manufacturer:
Atmel
Datasheet:
![ATTINY25V-15ST](/photos/6/50/65032/453-8-soic_tmb.jpg)
Part Number:
Description:
MCU AVR 2K FLASH 4MHZ 8-SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY25V-10SUR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
MCU AVR 2KB FLASH 10MHZ 8SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY25V-10PU](/photos/6/50/65033/313-8-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 2K 10MHZ 8-DIP
Manufacturer:
Atmel
Datasheet:
![ATTINY25V-10SH](/photos/6/50/65032/453-8-soic_tmb.jpg)
Part Number:
Description:
IC MCU AVR 2KB FLASH 10MHZ 8SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY25V-10SSH](/photos/6/50/65032/453-8-soic_tmb.jpg)
Part Number:
Description:
IC MCU AVR 2KB FLASH 10MHZ 8SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY25V-10MUR](/photos/6/87/68751/313-20-qfn_tmb.jpg)
Part Number:
Description:
MCU AVR 2KB FLASH 10MHZ 20QFN
Manufacturer:
Atmel
Datasheet:
![ATTINY25V-10SSU](/photos/6/50/65032/453-8-soic_tmb.jpg)
Part Number:
Description:
MCU AVR 2K ISP FLASH 1.8V 8-SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY25V-10PI](/photos/6/50/65033/313-8-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 2K 10MHZ 8DIP
Manufacturer:
Atmel
Datasheet:
![ATTINY25V-10SI](/photos/6/50/65032/453-8-soic_tmb.jpg)
Part Number:
Description:
IC AVR MCU 2K 10MHZ 8SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY25V-10SSHR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
8-bit Microcontrollers - MCU 2KB FLASH,128B EE, 128B SRAM-10MHz
Manufacturer:
Atmel
![ATTINY25V-10SHR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
8-bit Microcontrollers - MCU 2KB FL,128B EE,128B SRAM-10MHz
Manufacturer:
Atmel
![ATTINY25V-10MF](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
8-bit Microcontrollers - MCU AVR 16KB FL 512B EE 1KB SRAM 10 MHZ GRN
Manufacturer:
Atmel