PIC16F57-I/SO Microchip Technology, PIC16F57-I/SO Datasheet - Page 48
![IC MCU FLASH 2KX12 28SOIC](/photos/6/59/65909/150-28-soic_sml.jpg)
PIC16F57-I/SO
Manufacturer Part Number
PIC16F57-I/SO
Description
IC MCU FLASH 2KX12 28SOIC
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16F54-ISS.pdf
(88 pages)
2.PIC16F57-ISS.pdf
(16 pages)
3.PIC16F57-ISO.pdf
(86 pages)
Specifications of PIC16F57-I/SO
Program Memory Type
FLASH
Program Memory Size
3KB (2K x 12)
Package / Case
28-SOIC (7.5mm Width)
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Peripherals
POR, WDT
Number Of I /o
20
Ram Size
72 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC16F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
72 B
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
20
Number Of Timers
1
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
DV164120, DV164101, ICE2000
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC164002 - MODULE SKT PROMATEII 18/28SOIC
Eeprom Size
-
Data Converters
-
Connectivity
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F57-I/SO
Manufacturer:
PANASONIC
Quantity:
12 933
Part Number:
PIC16F57-I/SO
Manufacturer:
MIC
Quantity:
20 000
PIC16F5X
IORLW
Syntax:
Operands:
Operation:
Status Affected: Z
Encoding:
Description:
Words:
Cycles:
Example:
IORWF
Syntax:
Operands:
Operation:
Status Affected: Z
Encoding:
Description:
Words:
Cycles:
Example:
DS41213B-page 46
Before Instruction
After Instruction
Before Instruction
After Instruction
W
W
Z
RESULT
W
RESULT
W
Z
=
=
=
0x9A
0xBF
0
Inclusive OR literal with W
[ label ]
0
(W) .OR. (k)
The contents of the W register are
OR’ed with the eight bit literal ‘k’.
The result is placed in the W
register.
1
1
IORLW 0x35
Inclusive OR W with f
[ label ]
0
d
(W).OR. (f)
Inclusive OR the W register with
register ‘f’. If ‘d’ is ‘0’, the result is
placed in the W register. If ‘d’ is ‘1’,
the result is placed back in
register ‘f’.
1
1
IORWF
1101
0001
=
=
=
=
=
k
f
[0,1]
0x13
0x91
0x13
0x93
0
31
255
IORLW k
IORWF
kkkk
00df
(dest)
(W)
RESULT, 0
kkkk
ffff
f,d
Preliminary
MOVF
Syntax:
Operands:
Operation:
Status Affected: Z
Encoding:
Description:
Words:
Cycles:
Example:
MOVLW
Syntax:
Operands:
Operation:
Status Affected: None
Encoding:
Description:
Words:
Cycles:
Example:
After Instruction
After Instruction
W
W
=
=
Move f
[ label ]
0
d
(f)
The contents of register ‘f’ is
moved to destination ‘d’. If ‘d’ is ‘0’,
destination is the W register. If ‘d’
is ‘1’, the destination is file
register ‘f’. ‘d’ is ‘1’ is useful to test
a file register, since Status flag Z is
affected.
1
1
MOVF
Move literal to W
[ label ]
0
k
The eight bit literal ‘k’ is loaded
into the W register.
1
1
MOVLW 0x5A
0010
1100
value in FSR register
0x5A
f
k
[0,1]
(W)
(dest)
2004 Microchip Technology Inc.
31
255
FSR,
MOVF f,d
MOVLW k
00df
kkkk
0
ffff
kkkk