M30622SPGP#U3C Renesas Electronics America, M30622SPGP#U3C Datasheet - Page 83
![IC M16C MCU ROMLESS 100LQFP](/photos/12/28/122814/m30622spgp_u3c_sml.jpg)
M30622SPGP#U3C
Manufacturer Part Number
M30622SPGP#U3C
Description
IC M16C MCU ROMLESS 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Specifications of M30622SPGP#U3C
Core Processor
M16C/60
Core Size
16-Bit
Speed
24MHz
Connectivity
I²C, IEBus, UART/USART
Peripherals
DMA, WDT
Number Of I /o
50
Program Memory Type
ROMless
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 26x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LQFP
For Use With
867-1000 - KIT QUICK START RENESAS 62PR0K33062PS001BE - R0K33062P STARTER KITR0K33062PS000BE - KIT EVAL STARTER FOR M16C/62PM3062PT3-CPE-3 - EMULATOR COMPACT M16C/62P/30P
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
M16C/62P Group (M16C/62P, M16C/62PT)
Rev.2.41
REJ03B0001-0241
Figure 5.21
Memory Expansion Mode, Microprocessor Mode
(
For 3-wait setting, external area access and multiplex bus selection
(No multiplex)
(No multiplex)
Read timing
Write timing
BCLK
CSi
ADi
/DBi
ADi
BHE
ALE
RD
BCLK
CSi
ADi
/DBi
ADi
BHE
ALE
WR, WRL
WRH
t
Measuring conditions
cyc
· V
· Input timing voltage : V
· Output timing voltage : V
=
Jan 10, 2006
CC1
f(BCLK)
=V
1
t
40ns.max
(0.5×t
d(BCLK-ALE)
t
40ns.max
CC2
d(BCLK-ALE)
Timing Diagram (9)
t
t
40ns.max
d(AD-ALE)
d(BCLK-AD)
t
40ns.max
cyc
(0.5×t
t
d(BCLK-AD)
d(AD-ALE)
=3V
-40)ns.min
t
40ns.max
cyc
d(BCLK-CS)
t
40ns.max
d(BCLK-CS)
-40)ns.min
Address
Address
Page 81 of 96
t
t
t
t
-4ns.min
d(AD-RD)
cyc
cyc
0ns.min
h(BCLK-ALE)
t
-4ns.min
IL
h(BCLK-ALE)
=0.6V, V
OL
=1.5V, V
t
(0.5×t
h(ALE-AD)
t
t
40ns.max
t
40ns.max
d(AD-WR)
t
d(BCLK-WR)
d(BCLK-RD)
t
50ns.max
dZ(RD-AD)
0ns.min
8ns.max
d(BCLK-DB)
IH
cyc
=2.4V
OH
-15)ns.min
=1.5V
(2.5×t
cyc
t
ac3(RD-DB)
-60)ns.max
(2.5×t
)
t
Data output
d(DB-WR)
cyc
-50)ns.min
t
50ns.min
Data input
su(DB-RD)
(0.5×t
(0.5×t
(0.5×t
t
h(RD-CS)
cyc
cyc
t
-10)ns.min
-10)ns.min
h(WR-CS)
cyc
t
(0.5×t
t
(0.5×t
h(WR-AD)
h(RD-AD)
t
0ns.min
t
0ns.min
-10)ns.min
h(BCLK-WR)
h(RD-DB)
t
0ns.min
t
h(BCLK-RD)
h(WR-DB)
cyc
cyc
-10)ns.min
-10)ns.min
V
t
6ns.min
t
4ns.min
t
4ns.min
CC1
h(BCLK-CS)
h(BCLK-CS)
h(BCLK-AD)
t
4ns.min
t
4ns.min
h(BCLK-AD)
h(BCLK-DB)
5. Electrical Characteristics
=V
CC2
=3V