MC9S08QG4CPBE Freescale Semiconductor, MC9S08QG4CPBE Datasheet - Page 250

• Manufacturer Part Number: MC9S08QG4CPBE
• Description: IC MCU 8BIT 4K FLASH 16-PDIP
• Manufacturer: Freescale Semiconductor
• Series: HCS08r

Specifications of MC9S08QG4CPBE

• Core Processor: HCS08
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: I²C, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 12
• Program Memory Size: 4KB (4K x 8)
• Program Memory Type: FLASH
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 16-DIP (0.300", 7.62mm)
• Processor Series: S08QG
• Core: HCS08
• Data Bus Width: 8 bit
• Data Ram Size: 256 B
• Interface Type: I2C, SCI, SPI
• Maximum Clock Frequency: 20 MHz
• Number Of Programmable I/os: 12
• Number Of Timers: 1
• Maximum Operating Temperature: + 85 C
• Mounting Style: Through Hole
• 3rd Party Development Tools: EWS08
• Development Tools By Supplier: DEMO9S08QG8E
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 8 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

Development Support
Figure 17-4
asynchronous to the target MCU, there is a 0-to-1 cycle delay from the host-generated falling edge on
BKGD to the start of the bit time as perceived by the target MCU. The host initiates the bit time but the
target HCS08 finishes it. Because the target wants the host to receive a logic 0, it drives the BKGD pin low
for 13 BDC clock cycles, then briefly drives it high to speed up the rising edge. The host samples the bit
level about 10 cycles after starting the bit time.
17.2.3
BDC commands are sent serially from a host computer to the BKGD pin of the target HCS08 MCU. All
commands and data are sent MSB-first using a custom BDC communications protocol. Active background
mode commands require that the target MCU is currently in the active background mode while
non-intrusive commands may be issued at any time whether the target MCU is in active background mode
or running a user application program.
Table 17-1
meaning of each command.
Coding Structure Nomenclature
This nomenclature is used in
248
SPEED-UP PULSE
PERCEIVED START
TO BKGD PIN
TARGET MCU
(TARGET MCU)
HOST DRIVE
DRIVE AND
BDC CLOCK
OF BIT TIME
BKGD PIN
shows all HCS08 BDC commands, a shorthand description of their coding structure, and the
BDC Commands
shows the host receiving a logic 0 from the target HCS08 MCU. Because the host is
Figure 17-4. BDM Target-to-Host Serial Bit Timing (Logic 0)
Table 17-1
MC9S08QG8 and MC9S08QG4 Data Sheet, Rev. 5
10 CYCLES
HOST SAMPLES BKGD PIN
to describe the coding structure of the BDC commands.
10 CYCLES
HIGH-IMPEDANCE
SPEEDUP
PULSE
EARLIEST START
OF NEXT BIT
Freescale Semiconductor