PIC12F508-I/MC Microchip Technology, PIC12F508-I/MC Datasheet - Page 35
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC12F508-I/MC
Manufacturer Part Number
PIC12F508-I/MC
Description
IC PIC MCU FLASH 512X12 8DFN
Manufacturer
Microchip Technology
Series
PIC® 12Fr
Datasheets
1.PIC12F509T-ISN.pdf
(110 pages)
2.PIC12F509T-ISN.pdf
(4 pages)
3.PIC12F509T-ISN.pdf
(20 pages)
Specifications of PIC12F508-I/MC
Core Size
8-Bit
Program Memory Size
768B (512 x 12)
Core Processor
PIC
Speed
4MHz
Peripherals
POR, WDT
Number Of I /o
5
Program Memory Type
FLASH
Ram Size
25 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
8-DFN
Controller Family/series
PIC12
No. Of I/o's
6
Ram Memory Size
25Byte
Cpu Speed
4MHz
No. Of Timers
1
Digital Ic Case Style
DFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC164334 - MODULE SOCKET FOR 8L 2X3MM DFNAC162059 - HEADER INTRFC MPLAB ICD2 8/14PINDVA12XP080 - ADAPTER DEVICE FOR MPLAB-ICE
Eeprom Size
-
Data Converters
-
Connectivity
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
6.0
The Timer0 module has the following features:
• 8-bit timer/counter register, TMR0
• Readable and writable
• 8-bit software programmable prescaler
• Internal or external clock select:
Figure 6-1 is a simplified block diagram of the Timer0
module.
Timer mode is selected by clearing the T0CS bit
(OPTION<5>). In Timer mode, the Timer0 module will
increment every instruction cycle (without prescaler). If
TMR0 register is written, the increment is inhibited for
the following two cycles (Figure 6-2 and Figure 6-3).
The user can work around this by writing an adjusted
value to the TMR0 register.
FIGURE 6-1:
FIGURE 6-2:
© 2009 Microchip Technology Inc.
Instruction
Instruction
Executed
Fetch
- Edge select for external clock
PC
(Program
Counter)
(GP2/RC5)/T0CKI
Timer0
Note 1: Bits T0CS, T0SE, PSA, PS2, PS1 and PS0 are located in the OPTION register.
TIMER0 MODULE AND TMR0
REGISTER
2: The prescaler is shared with the Watchdog Timer (Figure 6-5).
Pin
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
T0SE
T0
PC – 1
F
TIMER0 BLOCK DIAGRAM
TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE
OSC
MOVWF TMR0 MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W
T0 + 1
/4
PC
T0CS
0
1
Write TMR0
executed
T0 + 2
(1)
PC + 1
PS2, PS1, PS0
Programmable
Prescaler
Read TMR0
reads NT0
3
PC + 2
(2)
(1)
PIC12F508/509/16F505
Counter mode is selected by setting the T0CS bit
(OPTION<5>). In this mode, Timer0 will increment
either on every rising or falling edge of pin T0CKI. The
T0SE bit (OPTION<4>) determines the source edge.
Clearing the T0SE bit selects the rising edge. Restric-
tions on the external clock input are discussed in detail
in Section 6.1 “Using Timer0 with an External
Clock”.
The prescaler may be used by either the Timer0
module or the Watchdog Timer, but not both. The
prescaler assignment is controlled in software by the
control bit, PSA (OPTION<3>). Clearing the PSA bit
will assign the prescaler to Timer0. The prescaler is not
readable or writable. When the prescaler is assigned to
the Timer0 module, prescale values of 1:2, 1:4,...,
1:256 are selectable. Section 6.2 “Prescaler” details
the operation of the prescaler.
A summary of registers associated with the Timer0
module is found in Table 6-1.
PSA
NT0
Read TMR0
reads NT0
1
0
PC + 3
(1)
PS
OUT
(2 T
Sync with
Internal
Read TMR0
reads NT0
Clocks
CY
PC + 4
delay)
PS
Sync
NT0 + 1
Read TMR0
reads NT0 + 1
OUT
PC + 5
TMR0 Reg
Data Bus
DS41236E-page 35
Read TMR0
reads NT0 + 2
NT0 + 2
8
PC + 6