MC9S12C128MFAE Freescale Semiconductor, MC9S12C128MFAE Datasheet - Page 6
![IC MCU 128K FLASH 25MHZ 48-LQFP](/photos/12/20/122066/mc9s12c128mfae_sml.jpg)
MC9S12C128MFAE
Manufacturer Part Number
MC9S12C128MFAE
Description
IC MCU 128K FLASH 25MHZ 48-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Specifications of MC9S12C128MFAE
Core Processor
HCS12
Core Size
16-Bit
Speed
25MHz
Connectivity
CAN, EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
31
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
48-LQFP
Processor Series
S12C
Core
HCS12
Data Bus Width
16 bit
Data Ram Size
4 KB
Interface Type
CAN/SCI/SPI
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
31
Number Of Timers
8
Operating Supply Voltage
3.3 V to 5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
M68EVB912C32EE
Minimum Operating Temperature
- 40 C
On-chip Adc
8-ch x 10-bit
Package
48LQFP
Family Name
HCS12
Maximum Speed
25 MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC9S12C128MFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Block Diagram
4
6
TEST/VPP
Multiplexed
Wide Bus
VDDPLL
VSSPLL
RESET
EXTAL
VDDR
BKGD
VSSR
VDDX
VSSX
VDD2
VDD1
VSS2
VSS1
XTAL
XFC
PE0
PE1
PE2
PE3
PE4
PE5
PE6
PE7
Block Diagram
Single-wire Background
32K, 64K, 96K, 128K Byte Flash/ROM
PLL
VDDPLL
Debug12 Module
VSSPLL
VDD1,2
PLL 2.5V
VSS1,2
Internal Logic 2.5V
Multiplexed Address/Data Bus
DDRA
PTA
Clock and
Reset
Generation
Module
1K, 2K, 4K Byte RAM
Voltage Regulator
XIRQ
IRQ
R/W
LSTRB/TAGLO
ECLK
MODA/IPIPE0
MODB/IPIPE1
NOACC/XCLKS
Periodic Interrupt
COP Watchdog
Clock Monitor
A/D Converter 5V
Voltage Regulator 5V & I/O
HCS12
Integration
CPU
DDRB
System
Module
I/O Driver 5V
PTB
(SIM)
VDDX
VDDA
VDDR
VSSX
VSSA
VSSR
Figure 1. Block Diagram
MC9S12C-Family, Rev. 5
MSCAN
SPI
PWM
Module
SCI
Timer
Module
ATD
Signals shown in Bold are not available on the 52 or 48 Pin Package
Signals shown in Bold Italic are available in the 52, but not the 48 Pin Package
VRL is bonded internally to VSSA
for 52 and 48 Pin packages
RXCAN
TXCAN
MISO
MOSI
IOC0
IOC1
IOC2
IOC3
IOC4
IOC5
IOC6
IOC7
PW0
PW1
PW2
PW3
PW4
PW5
RXD
SCK
TXD
SS
VDDA
VSSA
VRH
VRL
AN0
AN1
AN2
AN3
AN4
AN5
AN6
AN7
MUX
Freescale Semiconductor
VDDA
VSSA
VRH
VRL
PAD0
PAD1
PAD2
PAD3
PAD4
PAD5
PAD6
PAD7
PT0
PT1
PT2
PT3
PT4
PT5
PT6
PT7
PP0
PP1
PP2
PP3
PP4
PP5
PP6
PP7
PJ6
PJ7
PS0
PS1
PS2
PS3
PM0
PM1
PM2
PM3
PM4
PM5