DSPIC30F6011A-30I/PT Microchip Technology, DSPIC30F6011A-30I/PT Datasheet - Page 123
![IC DSPIC MCU/DSP 132K 64TQFP](/photos/6/81/68123/c04-066_pf_sml.jpg)
DSPIC30F6011A-30I/PT
Manufacturer Part Number
DSPIC30F6011A-30I/PT
Description
IC DSPIC MCU/DSP 132K 64TQFP
Manufacturer
Microchip Technology
Series
dsPIC™ 30Fr
Datasheets
1.DSPIC30F2011-20ISO.pdf
(66 pages)
2.DSPIC30F6011A-30IPT.pdf
(234 pages)
3.DSPIC30F6011A-30IPT.pdf
(8 pages)
4.DSPIC30F6011A-30IPT.pdf
(10 pages)
5.DSPIC30F6011A-30IPT.pdf
(6 pages)
6.DSPIC30F6011A-30IPT.pdf
(8 pages)
7.DSPIC30F6011A-30IPT.pdf
(16 pages)
8.DSPIC30F6014A-20EPT.pdf
(238 pages)
Specifications of DSPIC30F6011A-30I/PT
Core Processor
dsPIC
Core Size
16-Bit
Speed
30 MIPs
Connectivity
CAN, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
52
Program Memory Size
132KB (44K x 24)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 16x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TFQFP
Data Bus Width
16 bit
Processor Series
DSPIC30F
Core
dsPIC
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, ICE4000, DM240002, DM330011
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
XLT64PT5 - SOCKET TRAN ICE 64MQFP/TQFPAC164319 - MODULE SKT MPLAB PM3 64TQFPAC30F008 - MODULE SKT FOR DSPIC30F 64TQFPDV164005 - KIT ICD2 SIMPLE SUIT W/USB CABLE
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
DSPIC30F6011A30IP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPIC30F6011A-30I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
TABLE 17-2:
C2TX1B1
C2TX1B2
C2TX1B3
C2TX1B4
C2TX1CON
C2TX0SID
C2TX0EID
C2TX0DLC
C2TX0B1
C2TX0B2
C2TX0B3
C2TX0B4
C2TX0CON
C2RX1SID
C2RX1EID
C2RX1DLC
C2RX1B1
C2RX1B2
C2RX1B3
C2RX1B4
C2RX1CON
C2RX0SID
C2RX0EID
C2RX0DLC
C2RX0B1
C2RX0B2
C2RX0B3
C2RX0B4
C2RX0CON
C2CTRL
C2CFG1
C2CFG2
C2INTF
C2INTE
C2EC
Legend: u = uninitialized bit
Note:
SFR Name
Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.
Addr
0416
0418
041A
041C
041E
0420
0422 Transmit Buffer 0 Extended Identifier <17:14>
0424
0426
0428
042A
042C
042E
0430
0432
0434
0436
0438
043A
043C
043E
0440
0442
0444
0446
0448
044A
044C
044E
0450
0452
0454
0456
0458
045A
.
CAN2 REGISTER MAP (CONTINUED)
CANCAP
RX0OVR
Bit 15
—
—
—
—
—
—
—
—
—
—
—
Transmit Buffer 0 Standard Identifier <10:6>
Transmit Buffer 0 Extended Identifier <5:0>
Receive Buffer 1 Extended Identifier <5:0>
Receive Buffer 0 Extended Identifier <5:0>
RX1OVR
WAKFIL
Bit 14
—
—
—
—
—
—
—
—
—
—
—
CSIDLE
Transmit Error Count Register
Bit 13
TXBO
—
—
—
—
—
—
—
—
—
—
—
Transmit Buffer 1 Byte 1
Transmit Buffer 1 Byte 3
Transmit Buffer 1 Byte 5
Transmit Buffer 1 Byte 7
Transmit Buffer 0 Byte 1
Transmit Buffer 0 Byte 3
Transmit Buffer 0 Byte 5
Transmit Buffer 0 Byte 7
Receive Buffer 1 Byte 1
Receive Buffer 1 Byte 3
Receive Buffer 1 Byte 5
Receive Buffer 1 Byte 7
Receive Buffer 0 Byte 1
Receive Buffer 0 Byte 3
Receive Buffer 0 Byte 5
Receive Buffer 0 Byte 7
Bit 12
ABAT CANCKS
TXEP
—
—
—
—
—
—
—
—
—
Bit 11
RXEP
—
—
—
—
—
—
—
—
TXWAR RXWAR EWARN
Bit 10
—
—
—
—
—
—
—
—
SEG2PH<2:0>
REQOP<2:0>
RXRTR RXRB1
RXRTR RXRB1
TXRTR TXRB1
Bit 9
—
—
—
—
—
—
—
—
Receive Buffer 1 Standard Identifier <10:0>
Receive Buffer 0 Standard Identifier <10:0>
Bit 8
—
—
—
—
—
—
—
—
Receive Buffer 1 Extended Identifier <17:6>
Receive Buffer 0 Extended Identifier <17:6>
SEG2PHTS
TXRB0
RXFUL
RXFUL
IVRIF
IVRIE
Bit 7
—
—
—
—
SJW<1:0>
OPMODE<2:0>
Transmit Buffer 0 Standard Identifier <5:0>
TXABT TXLARB TXERR
TXABT TXLARB TXERR
WAKIF
WAKIE
Bit 6
SAM
—
—
—
—
Transmit Buffer 0 Extended Identifier <13:6>
ERRIE
ERRIF
Bit 5
Receive Error Count Register
—
—
—
—
Transmit Buffer 1 Byte 0
Transmit Buffer 1 Byte 2
Transmit Buffer 1 Byte 4
Transmit Buffer 1 Byte 6
Transmit Buffer 0 Byte 0
Transmit Buffer 0 Byte 2
Transmit Buffer 0 Byte 4
Transmit Buffer 0 Byte 6
Receive Buffer 1 Byte 0
Receive Buffer 1 Byte 2
Receive Buffer 1 Byte 4
Receive Buffer 1 Byte 6
Receive Buffer 0 Byte 0
Receive Buffer 0 Byte 2
Receive Buffer 0 Byte 4
Receive Buffer 0 Byte 6
DLC<3:0>
SEG1PH<2:0>
RXRB0
RXRB0
TX2IE
TX2IF
Bit 4
—
—
—
RXRTRRO
RXRTRRO DBEN JTOFF FILHIT0 0000 0000 0000 0000
TXREQ
TXREQ
TX1IE
TX1IF
Bit 3
BRP<5:0>
ICODE<2:0>
TX0IF RX1IF
TX0IE RX1E
Bit 2
DLC<3:0>
DLC<3:0>
—
—
—
PRSEG<2:0>
FILHIT<2:0>
Bit 1
SRR
SRR
SRR
TXPRI<1:0>
TXPRI<1:0>
—
RXIDE 000u uuuu uuuu uuuu
RXIDE 000u uuuu uuuu uuuu
TXIDE uuuu u000 uuuu uuuu
RX0IF 0000 0000 0000 0000
RX0IE 0000 0000 0000 0000
Bit 0
—
—
uuuu uuuu uuuu uuuu
uuuu uuuu uuuu uuuu
uuuu uuuu uuuu uuuu
uuuu uuuu uuuu uuuu
0000 0000 0000 0000
uuuu 0000 uuuu uuuu
uuuu uuuu uuuu u000
uuuu uuuu uuuu uuuu
uuuu uuuu uuuu uuuu
uuuu uuuu uuuu uuuu
uuuu uuuu uuuu uuuu
0000 0000 0000 0000
0000 uuuu uuuu uuuu
uuuu uuuu 000u uuuu
uuuu uuuu uuuu uuuu
uuuu uuuu uuuu uuuu
uuuu uuuu uuuu uuuu
uuuu uuuu uuuu uuuu
0000 0000 0000 0000
0000 uuuu uuuu uuuu
uuuu uuuu 000u uuuu
uuuu uuuu uuuu uuuu
uuuu uuuu uuuu uuuu
uuuu uuuu uuuu uuuu
uuuu uuuu uuuu uuuu
0000 0100 1000 0000
0000 0000 0000 0000
0u00 0uuu uuuu uuuu
0000 0000 0000 0000
Reset State