PIC18LF4539-I/PT Microchip Technology, PIC18LF4539-I/PT Datasheet - Page 93

IC MCU FLASH 12KX16 EE AD 44TQFP

PIC18LF4539-I/PT

Manufacturer Part Number
PIC18LF4539-I/PT
Description
IC MCU FLASH 12KX16 EE AD 44TQFP
Manufacturer
Microchip Technology
Series
PIC® 18Fr

Specifications of PIC18LF4539-I/PT

Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
24KB (12K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
1408 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Processor Series
PIC18LF
Core
PIC
Data Bus Width
8 bit
Data Ram Size
1408 B
Interface Type
I2C, SPI, AUSART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
32
Number Of Timers
16 bit
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
DV164005, DV164136
Minimum Operating Temperature
- 40 C
On-chip Adc
8
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18LF4539-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
9.4
This section is applicable only to the PIC18F4X39
devices.
PORTD is an 8-bit wide, bi-directional port. The corre-
sponding Data Direction register is TRISD. Setting a
TRISD bit (= 1) will make the corresponding PORTD
pin an input (i.e., put the corresponding output driver in
a High Impedance mode). Clearing a TRISD bit (= 0)
will make the corresponding PORTD pin an output (i.e.,
put the contents of the output latch on the selected pin).
The Data Latch register (LATD) is also memory
mapped. Read-modify-write operations on the LATD
register reads and writes the latched output value for
PORTD.
PORTD is an 8-bit port with Schmitt Trigger input buff-
ers. Each pin is individually configurable as an input or
output.
PORTD can be configured as an 8-bit wide micropro-
cessor port (parallel slave port) by setting control bit
PSPMODE (TRISE<4>). In this mode, the input buffers
are TTL. See Section 9.6 for additional information on
the Parallel Slave Port (PSP).
EXAMPLE 9-4:
 2002 Microchip Technology Inc.
Note:
CLRF
CLRF
MOVLW 0xCF
MOVWF TRISD
PORTD, TRISD and LATD
Registers
PORTD
LATD
On a Power-on Reset, these pins are
configured as digital inputs.
; Initialize PORTD by
; clearing output
; data latches
; Alternate method
; to clear output
; data latches
; Value used to
; initialize data
; direction
; Set RD<3:0> as inputs
; RD<5:4> as outputs
; RD<7:6> as inputs
INITIALIZING PORTD
Preliminary
FIGURE 9-8:
RD LATD
Data
Bus
WR LATD
or PORTD
WR TRISD
RD TRISD
RD PORTD
Note 1:
I/O pins have diode protection to V
TRIS Latch
Data Latch
D
D
CK
CK
PIC18FXX39
Q
PORTD BLOCK DIAGRAM
IN I/O PORT MODE
Q
Q
EN
EN
Schmitt
Trigger
Input
Buffer
D
DS30485A-page 91
DD
and V
I/O pin
SS
.
(1)

Related parts for PIC18LF4539-I/PT