DSPIC30F2010-30I/SOG Microchip Technology, DSPIC30F2010-30I/SOG Datasheet - Page 196

• Manufacturer Part Number: DSPIC30F2010-30I/SOG
• Description: IC DSPIC MCU/DSP 12K 28SOIC
• Manufacturer: Microchip Technology
• Series: dsPIC™ 30Fr

Specifications of DSPIC30F2010-30I/SOG

• Core Processor: dsPIC
• Core Size: 16-Bit
• Speed: 30 MIPs
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT
• Number Of I /o: 20
• Program Memory Size: 12KB (4K x 24)
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 5.5 V
• Data Converters: A/D 6x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-SOIC (7.5mm Width)
• Core Frequency: 30MHz
• Embedded Interface Type: I2C, SPI, UART
• No. Of I/o's: 20
• Flash Memory Size: 12KB
• Supply Voltage Range: 2.5V To 5.5V
• Operating Temperature Range: -40°C To +85°C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: XLT28SO-1 - SOCKET TRANSITION 28SOIC 300MILDV164005 - KIT ICD2 SIMPLE SUIT W/USB CABLE
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: DSPIC30F201030ISO

dsPIC30F2010
PWM Duty Cycle Comparison Units ................................... 85
PWM FLTA Pins.................................................................. 87
PWM Operation During CPU Idle Mode.............................. 88
PWM Operation During CPU Sleep Mode .......................... 88
PWM Output and Polarity Control ....................................... 87
PWM Output Override......................................................... 87
PWM Period ........................................................................ 84
PWM Special Event Trigger ................................................ 88
PWM Time Base ................................................................. 83
PWM Update Lockout ......................................................... 88
Q
QEA/QEB Input Characteristics ........................................ 171
QEI Module
Quadrature Decoder Timing Requirements ...................... 171
Quadrature Encoder Interface (QEI) Module ...................... 75
Quadrature Encoder Interface Interrupts ............................ 78
Quadrature Encoder Interface Logic ................................... 76
R
Reset......................................................................... 119, 125
Reset Sequence.................................................................. 39
Reset Timing Characteristics ............................................ 162
Reset Timing Requirements.............................................. 163
Resets
RTSP Operation.................................................................. 44
S
Sales and Support............................................................. 199
Serial Peripheral Interface. See SPI
Simple Capture Event Mode
Simple OC/PWM Mode Timing Requirements.................. 169
DS70118E-page 194
Duty Cycle Register Buffers ........................................ 85
Enable Bits.................................................................. 87
Fault States ................................................................. 87
Modes ......................................................................... 88
Output Pin Control ...................................................... 87
Complementary Output Mode ..................................... 87
Synchronization .......................................................... 87
Postscaler ................................................................... 88
Continuous Up/Down Counting Modes ....................... 83
Double Update Mode .................................................. 84
Free Running Mode .................................................... 83
Postscaler ................................................................... 84
Prescaler ..................................................................... 84
Single Shot Mode........................................................ 83
External Clock Timing Requirements........................ 167
Index Pulse Timing Characteristics........................... 172
Index Pulse Timing Requirements ............................ 172
Operation During CPU Idle Mode ............................... 78
Operation During CPU Sleep Mode ............................ 77
Register Map............................................................... 79
Timer Operation During CPU Idle Mode ..................... 78
Timer Operation During CPU Sleep Mode.................. 77
Reset Sources ............................................................ 39
BOR, Programmable................................................. 127
POR .......................................................................... 125
POR with Long Crystal Start-up Time ....................... 127
Capture Buffer Operation ............................................ 68
Capture Prescaler ....................................................... 68
Hall Sensor Mode ....................................................... 68
Input Capture in CPU Idle Mode ................................. 69
Timer2 and Timer3 Selection Mode ............................ 68
Cycle-by-Cycle.................................................... 88
Latched ............................................................... 88
Operating without FSCM and PWRT ................ 127
Preliminary
Simple Output Compare Match Mode ................................ 72
Simple PWM Mode ............................................................. 72
Single Pulse PWM Operation ............................................. 86
Software Simulator (MPLAB SIM) .................................... 142
Software Simulator (MPLAB SIM30) ................................ 142
Software Stack Pointer, Frame Pointer .............................. 10
SPI ...................................................................................... 91
SPI Mode
SPI Module ......................................................................... 91
SPI Operation During CPU Idle Mode ................................ 93
SPI Operation During CPU Sleep Mode............................. 93
Status Register ................................................................... 10
Subtractor ........................................................................... 15
Symbols used in Opcode Descriptions ............................. 134
System Integration............................................................ 119
T
Temperature and Voltage Specifications
Timer1 Module.................................................................... 57
Timer2 and Timer 3 Selection Mode................................... 72
Timer2/3 Module................................................................. 61
Input Pin Fault Protection ........................................... 72
Period ......................................................................... 73
CALL Stack Frame ..................................................... 27
Slave Select Synchronization ..................................... 93
SPI1 Register Map...................................................... 94
Framed SPI Support ................................................... 91
Operating Function Description .................................. 91
SDOx Disable ............................................................. 91
Timing Characteristics
Timing Requirements
Word and Byte Communication .................................. 91
Data Space Write Saturation ...................................... 17
Overflow and Saturation ............................................. 15
Round Logic ............................................................... 16
Write Back .................................................................. 16
Overview................................................................... 119
Register Map ............................................................ 131
AC............................................................................. 157
DC ............................................................................ 147
16-bit Asynchronous Counter Mode ........................... 57
16-bit Synchronous Counter Mode ............................. 57
16-bit Timer Mode....................................................... 57
Gate Operation ........................................................... 58
Interrupt ...................................................................... 59
Operation During Sleep Mode .................................... 58
Prescaler .................................................................... 58
Real-Time Clock ......................................................... 59
Register Map .............................................................. 60
32-bit Synchronous Counter Mode ............................. 61
32-bit Timer Mode....................................................... 61
ADC Event Trigger...................................................... 64
Gate Operation ........................................................... 64
Interrupt ...................................................................... 64
Operation During Sleep Mode .................................... 64
Register Map .............................................................. 65
Timer Prescaler .......................................................... 64
Master Mode (CKE = 0).................................... 173
Master Mode (CKE = 1).................................... 174
Slave Mode (CKE = 1).............................. 175, 176
Master Mode (CKE = 0).................................... 173
Master Mode (CKE = 1).................................... 174
Slave Mode (CKE = 0)...................................... 175
Slave Mode (CKE = 1)...................................... 177
RTC Interrupts .................................................... 59
RTC Oscillator Operation ................................... 59
 2004 Microchip Technology Inc.