PIC18F87J93-I/PT Microchip Technology, PIC18F87J93-I/PT Datasheet
PIC18F87J93-I/PT
Specifications of PIC18F87J93-I/PT
Available stocks
Related parts for PIC18F87J93-I/PT
PIC18F87J93-I/PT Summary of contents
Page 1
... High-Performance Microcontrollers © 2009 Microchip Technology Inc. PIC18F87J93 Family Data Sheet with LCD Driver, 12-Bit A/D and nanoWatt Technology Preliminary DS39948A ...
Page 2
... PICDEM, PICDEM.net, PICtail, PIC Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 3
... PIC18F86J93 64K 3,923 PIC18F87J93 128K 3,923 © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Peripheral Highlights: • High-Current Sink/Source 25 mA/25 mA (PORTB and PORTC) • Four External Interrupts • Four 8-Bit/16-Bit Timer/Counter modules • Two Capture/Compare/PWM (CCP) modules • Master Synchronous Serial Port (MSSP) module ...
Page 4
... PIC18F87J93 FAMILY Special Microcontroller Features: • 10,000 Erase/Write Cycle Flash Program Memory, Typical • Flash Retention 20 Years, Minimum • Self-Programmable under Software Control • Flash Program Memory has Word Write Capability for Data EEPROM Emulators • Priority Levels for Interrupts • Single-Cycle Hardware Multiplier • ...
Page 5
... MCLR 7 RG4/SEG26/RTCC DDCORE CAP 10 RF7/AN5/SS/SEG25 11 RF6/AN11/SEG24/C1INA 12 RF5/AN10/CV /SEG23/C1INB REF 13 RF4/AN9/SEG22/C2INA 14 RF3/AN8/SEG21/C2INB 15 RF2/AN7/C1OUT/SEG20 16 Note 1: The CCP2 pin placement depends on the CCP2MX Configuration bit setting. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY PIC18F66J93 PIC18F67J93 Preliminary 50 49 RB0/INT0/SEG30 48 RB1/INT1/SEG8 47 RB2/INT2/SEG9/CTED1 46 RB3/INT3/SEG10/CTED2 45 RB4/KBI0/SEG11 44 RB5/KBI1/SEG29 43 RB6/KBI2/PGC ...
Page 6
... PIC18F87J93 FAMILY Pin Diagrams – PIC18F8XJ93 80-Pin TQFP 80 RH2/SEG45 1 RH3/SEG44 2 RE1/LCDBIAS2 3 RE0/LCDBIAS1 4 RG0/LCDBIAS0 5 RG1/TX2/CK2 6 RG2/RX2/DT2 LCAP 8 RG3/V 2 LCAP MCLR 9 RG4/SEG26/RTCC DDCORE CAP RF7/AN5/SS/SEG25 13 RF6/AN11/SEG24/C1INA 14 RF5/AN10/CV /SEG23/C1INB 15 REF RF4/AN9/SEG22/C2INA 16 RF3/AN8/SEG21/C2INB 17 RF2/AN7/C1OUT/SEG20 18 RH7/SEG43 19 RH6/SEG42 Note 1: The CCP2 pin placement depends on the CCP2MX Configuration bit setting. ...
Page 7
... Packaging Information................................................................................................................................................................ 43 Appendix A: Revision History............................................................................................................................................................... 45 Appendix B: Device Differences .......................................................................................................................................................... 45 Appendix C: Conversion Considerations ............................................................................................................................................. 46 Appendix D: Migration From Baseline to Enhanced Devices .............................................................................................................. 46 Index .................................................................................................................................................................................................... 47 The Microchip Web Site ....................................................................................................................................................................... 49 Customer Change Notification Service ................................................................................................................................................ 49 Customer Support ................................................................................................................................................................................ 49 Reader Response ................................................................................................................................................................................ 50 Product Identification System .............................................................................................................................................................. 51 © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Preliminary DS39948A-page 5 ...
Page 8
... PIC18F87J93 FAMILY TO OUR VALUED CUSTOMERS It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced. ...
Page 9
... Microchip Technology Inc. PIC18F87J93 FAMILY 1.2 Details on Individual Family Members Devices in the PIC18F87J93 family are available in 64-pin and 80-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2. The devices are differentiated from each other in the following ways: • ...
Page 10
... PIC18F87J93 FAMILY TABLE 1-1: DEVICE FEATURES FOR THE PIC18F6XJ93 (64-PIN DEVICES) Features Operating Frequency Program Memory (Bytes) Program Memory (Instructions) Data Memory (Bytes) Interrupt Sources I/O Ports LCD Driver (available pixels to drive) Timers Comparators CTMU RTCC Capture/Compare/PWM Modules Serial Communications 12-Bit Analog-to-Digital Module ...
Page 11
... See Table 1-3 for I/O port pin descriptions. 2: RA6 and RA7 are only available as digital I/Os in select oscillator modes. 3: Brown-out Reset and Low-Voltage Detect functions are provided when the on-board voltage regulator is enabled. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Data Bus<8> Data Latch 8 8 Data Memory (2 ...
Page 12
... PIC18F87J93 FAMILY FIGURE 1-2: PIC18F8XJ93 (80-PIN) BLOCK DIAGRAM Table Pointer<21> inc/dec logic 21 20 Address Latch Program Memory (96 Kbytes) Data Latch 8 Table Latch ROM Latch Instruction Bus <16> Instruction Decode and Timing Power-up OSC2/CLKO Generation OSC1/CLKI INTRC Oscillator Oscillator Start-up Timer 8 MHz ...
Page 13
... P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type I ST Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device ...
Page 14
... PIC18F87J93 FAMILY TABLE 1-3: PIC18F6XJ93 (64-PIN DEVICE) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RB0/INT0/SEG30 48 RB0 INT0 SEG30 RB1/INT1/SEG8 47 RB1 INT1 SEG8 RB2/INT2/SEG9/CTED1 46 RB2 INT2 SEG9 CTED1 RB3/INT3/SEG10/CTED2 45 RB3 INT3 SEG10 CTED2 RB4/KBI0/SEG11 44 RB4 KBI0 SEG11 RB5/KBI1/SEG29 43 RB5 KBI1 ...
Page 15
... Input P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type PORTC is a bidirectional I/O port. I/O ST Digital I/O. ...
Page 16
... PIC18F87J93 FAMILY TABLE 1-3: PIC18F6XJ93 (64-PIN DEVICE) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RD0/SEG0/CTPLS 58 RD0 SEG0 CTPLS RD1/SEG1 55 RD1 SEG1 RD2/SEG2 54 RD2 SEG2 RD3/SEG3 53 RD3 SEG3 RD4/SEG4 52 RD4 SEG4 RD5/SEG5 51 RD5 SEG5 RD6/SEG6 50 RD6 SEG6 RD7/SEG7 49 RD7 SEG7 ...
Page 17
... Input P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type PORTE is a bidirectional I/O port. I/O ST Digital I/O. ...
Page 18
... PIC18F87J93 FAMILY TABLE 1-3: PIC18F6XJ93 (64-PIN DEVICE) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RF1/AN6/C2OUT/SEG19 17 RF1 AN6 C2OUT SEG19 RF2/AN7/C1OUT/SEG20 16 RF2 AN7 C1OUT SEG20 RF3/AN8/SEG21/C2INB 15 RF3 AN8 SEG21 C2INB RF4/AN9/SEG22/C2INA 14 RF4 AN9 SEG22 C2INA RF5/AN10/ REF SEG23/C1INB RF5 AN10 ...
Page 19
... Input P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type PORTG is a bidirectional I/O port. I/O ST Digital I/O. ...
Page 20
... PIC18F87J93 FAMILY TABLE 1-4: PIC18F8XJ93 (80-PIN DEVICE) PINOUT I/O DESCRIPTIONS Pin Number Pin Name TQFP MCLR 9 OSC1/CLKI/RA7 49 OSC1 CLKI RA7 OSC2/CLKO/RA6 50 OSC2 CLKO RA6 RA0/AN0 30 RA0 AN0 RA1/AN1/SEG18 29 RA1 AN1 SEG18 RA2/AN2 REF RA2 AN2 V - REF RA3/AN3 REF RA3 AN3 V + REF ...
Page 21
... Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs ...
Page 22
... PIC18F87J93 FAMILY TABLE 1-4: PIC18F8XJ93 (80-PIN DEVICE) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RC0/T1OSO/T13CKI 36 RC0 T1OSO T13CKI RC1/T1OSI/CCP2/SEG32 35 RC1 T1OSI (1) CCP2 SEG32 RC2/CCP1/SEG13 43 RC2 CCP1 SEG13 RC3/SCK/SCL/SEG17 44 RC3 SCK SCL SEG17 RC4/SDI/SDA/SEG16 45 RC4 SDI SDA SEG16 RC5/SDO/SEG12 46 RC5 ...
Page 23
... Input P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type PORTD is a bidirectional I/O port. I/O ST Digital I/O. ...
Page 24
... PIC18F87J93 FAMILY TABLE 1-4: PIC18F8XJ93 (80-PIN DEVICE) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RE0/LCDBIAS1 4 RE0 LCDBIAS1 RE1/LCDBIAS2 3 RE1 LCDBIAS2 LCDBIAS3 78 RE3/COM0 77 RE3 COM0 RE4/COM1 76 RE4 COM1 RE5/COM2 75 RE5 COM2 RE6/COM3 74 RE6 COM3 RE7/CCP2/SEG31 73 RE7 (2) CCP2 SEG31 Legend: TTL = TTL compatible input ...
Page 25
... Input P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type PORTF is a bidirectional I/O port. I/O ST Digital I/O. ...
Page 26
... PIC18F87J93 FAMILY TABLE 1-4: PIC18F8XJ93 (80-PIN DEVICE) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RG0/LCDBIAS0 5 RG0 LCDBIAS0 RG1/TX2/CK2 6 RG1 TX2 CK2 RG2/RX2/DT2 LCAP RG2 RX2 DT2 V 1 LCAP RG3 LCAP RG3 V 2 LCAP RG4/SEG26/RTCC 10 RG4 SEG26 RTCC Legend: TTL = TTL compatible input ...
Page 27
... Input P = Power Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Pin Buffer Type Type PORTH is a bidirectional I/O port. I/O ST Digital I/O. ...
Page 28
... PIC18F87J93 FAMILY TABLE 1-4: PIC18F8XJ93 (80-PIN DEVICE) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RJ0 62 RJ1/SEG33 61 RJ1 SEG33 RJ2/SEG34 60 RJ2 SEG34 RJ3/SEG35 59 RJ3 SEG35 RJ4/SEG39 39 RJ4 SEG39 RJ5/SEG38 40 RJ5 SEG38 RJ6/SEG37 41 RJ6 SEG37 RJ7/SEG36 42 RJ7 SEG36 V 11, 31, 51 32, 48, 71 ...
Page 29
... ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE The Analog-to-Digital (A/D) converter module has 12 inputs for all PIC18F87J93 family devices. This module allows conversion of an analog input signal to a corresponding 12-bit digital number. The module has these registers: • A/D Result High Register (ADRESH) • ...
Page 30
... PIC18F87J93 FAMILY REGISTER 2-2: ADCON1: A/D CONTROL REGISTER 1 R/W-0 U-0 R/W-0 TRIGSEL — VCFG1 bit 7 Legend Readable bit W = Writable bit -n = Value at POR ‘1’ = Bit is set bit 7 TRIGSEL: Special Trigger Select bit 1 = Selects the special trigger from the CTMU 0 = Selects the special trigger from the CCP2 bit 6 Unimplemented: Read as ‘ ...
Page 31
... OSC Note 1: If the A/D F clock source is selected, a delay of one T RC clock starts. This allows the SLEEP instruction to be executed before starting a conversion. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY R/W-0 R/W-0 R/W-0 ACQT1 ACQT0 ADCS2 U = Unimplemented bit, read as ‘0’ ...
Page 32
... PIC18F87J93 FAMILY The analog reference voltage is software selectable to either the device’s positive and negative supply voltage (AV and the voltage level on the RA3/AN3 and RA2/AN2/V - pins. REF REF The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D’ ...
Page 33
... SS = Sampling Switch C = Sample/Hold Capacitance (from DAC) HOLD R = Sampling Switch Resistance SS © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY 2. Configure A/D interrupt (if desired): • Clear ADIF bit • Set ADIE bit • Set GIE bit 3. Wait the required acquisition time (if required). 4. Start conversion: • ...
Page 34
... PIC18F87J93 FAMILY 2.1 A/D Acquisition Requirements For the A/D converter to meet its specified accuracy, the charge holding capacitor (C ) must be allowed HOLD to fully charge to the input channel voltage level. The analog input model is shown in Figure 2-2. The source impedance (R ) and the internal sampling switch (R ...
Page 35
... AD minimum Table 2-1 shows the resultant T times derived from AD the device operating frequencies and the A/D clock source selected. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY TABLE 2-1: AD Clock Source (T Operation 2 T OSC 4 T OSC 8 T OSC 16 T ...
Page 36
... PIC18F87J93 FAMILY 2.5 A/D Conversions Figure 2-3 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins. ...
Page 37
... A/D Converter Calibration The A/D converter in the PIC18F87J93 family of devices includes a self-calibration feature which com- pensates for any offset generated within the module. The calibration process is automated and is initiated by setting the ADCAL bit (ADCON0<7>). The next time the GO/DONE bit is set, the module will perform a “ ...
Page 38
... PIC18F87J93 FAMILY NOTES: DS39948A-page 36 Preliminary © 2009 Microchip Technology Inc. ...
Page 39
... See Register 3-1 and Register 3-2 for DEVID values. These registers are read-only and cannot be programmed by the user. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY 3.1 Device ID Registers The Device ID registers are “read-only” registers. They identify the device type and revision for device programmers and can be read by firmware using table reads ...
Page 40
... DEV<2:0>: Device ID bits 111 = PIC18F87J93 110 = PIC18F86J93 011 = PIC18F67J93 010 = PIC18F66J93 bit 4-0 REV<4:0>: Revision ID bits These bits are used to indicate the device revision. REGISTER 3-2: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F87J93 FAMILY DEVICES (1) (1) DEV10 DEV9 DEV8 bit 7 Legend: ...
Page 41
... ELECTRICAL CHARACTERISTICS Note: Other than some basic data, this section documents only the PIC18F87J93 family devices’ specifications that differ from those of the PIC18F87J90 family devices. For detailed information on the electrical specifications shared by the PIC18F87J93 family and PIC18F87J90 family devices, see the “PIC18F87J90 Family Data Sheet” ...
Page 42
... PIC18F87J93 FAMILY FIGURE 4-1: VOLTAGE-FREQUENCY GRAPH, REGULATOR ENABLED (INDUSTRIAL) 4.0V 3.5V 3.0V 2.5V 2. MHz Note 1: When the on-chip regulator is enabled, its BOR circuit will automatically trigger a device Reset before V reaches a level at which full-speed operation is not possible. DD FIGURE 4-2: VOLTAGE-FREQUENCY GRAPH, REGULATOR DISABLED (INDUSTRIAL) 3 ...
Page 43
... TABLE 4-1: A/D CONVERTER CHARACTERISTICS: PIC18F87J93 FAMILY (INDUSTRIAL) Param Sym Characteristic No. A01 N Resolution R A03 E Integral Linearity Error IL A04 E Differential Linearity Error DL A06 E Offset Error OFF A07 E Gain Error GN A10 — Monotonicity ΔV A20 Reference Voltage Range REF (V – REFH REFL A21 ...
Page 44
... PIC18F87J93 FAMILY FIGURE 4-3: A/D CONVERSION TIMING BSF ADCON0, GO (Note 2) Q4 (1) 132 A/D CLK 11 A/D DATA ADRES ADIF GO SAMPLE Note 1: If the A/D clock source is selected as RC, a time executed. 2: This is a minimal RC delay (typically 100 ns), which also disconnects the holding capacitor from the analog input. ...
Page 45
... PACKAGING INFORMATION For packaging information, see the “PIC18F87J93 Family Data Sheet” (DS39933). © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY Preliminary DS39948A-page 43 ...
Page 46
... PIC18F87J93 FAMILY NOTES: DS39948A-page 44 Preliminary © 2009 Microchip Technology Inc. ...
Page 47
... APPENDIX A: REVISION HISTORY Revision A (June 2009) Original data sheet for PIC18F87J93 family devices. TABLE B-1: PIC18F87J93 FAMILY DEVICE DIFFERENCES Features Program Memory (Bytes) Program Memory (Instructions) Interrupt Sources I/O Ports Ports Capture/Compare/PWM Modules Enhanced Capture/Compare/PWM Modules Packages © 2009 Microchip Technology Inc. ...
Page 48
... PIC18F87J93 FAMILY APPENDIX C: CONVERSION CONSIDERATIONS This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B. ...
Page 49
... Customer Notification Service............................................. 49 Customer Support ............................................................... 49 D Device Differences .............................................................. 45 Device Overview Detailed Features.......................................................... 7 Features (64-Pin Devices) ............................................ 8 Features (80-Pin Devices) ............................................ 8 Special Features ........................................................... 7 DS39948A-page 47 PIC18F87J93 FAMILY E Electrical Characteristics .................................................... 39 Equations A/D Acquisition Time .................................................. 32 A/D Minimum Charging Time...................................... 32 Calculating the Minimum Required Acquisition Time ................................................. 32 Errata .................................................................................... 6 F Features Summary Device Overview ...
Page 50
... PIC18F87J93 FAMILY RC1/T1OSI/CCP2/SEG32 .................................... 13, 20 RC2/CCP1/SEG13................................................ 13, 20 RC3/SCK/SCL/SEG17 .......................................... 13, 20 RC4/SDI/SDA/SEG16 ........................................... 13, 20 RC5/SDO/SEG12 ................................................. 13, 20 RC6/TX1/CK1/SEG27........................................... 13, 20 RC7/RX1/DT1/SEG28 .......................................... 13, 20 RD0/SEG0/CTPLS................................................ 14, 21 RD0/SEG1 .................................................................. 14 RD1/SEG1 .................................................................. 21 RD2/SEG2 ............................................................ 14, 21 RD3/SEG3 ............................................................ 14, 21 RD4/SEG4 ............................................................ 14, 21 RD5/SEG5 ............................................................ 14, 21 RD6/SEG6 ............................................................ 14, 21 RD7/SEG7 ............................................................ 14, 21 RE0/LCDBIAS1..................................................... 15, 22 RE1/LCDBIAS2..................................................... 15, 22 RE3/COM0............................................................ 15, 22 RE4/COM1............................................................ 15, 22 RE5/COM2............................................................ 15, 22 RE6/COM3 ...
Page 51
... To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions. © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY CUSTOMER SUPPORT Users of Microchip products can receive assistance through several channels: • Distributor or Representative • ...
Page 52
... Telephone: (_______) _________ - _________ Application (optional): Would you like a reply? Y Device: PIC18F87J93 Family Questions: 1. What are the best features of this document? 2. How does this document meet your hardware and software development needs you find the organization of this document easy to follow? If not, why? 4 ...
Page 53
... QTP, SQTP, Code or Special Requirements (blank otherwise) © 2009 Microchip Technology Inc. PIC18F87J93 FAMILY XXX Examples: Pattern a) PIC18F87J93-I/PT 301 = Industrial temperature, TQFP package, QTP pattern #301. b) PIC18F87J93T-I/PT = Tape and reel, Industrial temperature, TQFP package. Note Standard Voltage Range Tape and Reel Preliminary ...
Page 54
... Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 Preliminary © 2009 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...