PIC16F84A-04/SO Microchip Technology, PIC16F84A-04/SO Datasheet - Page 173

• Manufacturer Part Number: PIC16F84A-04/SO
• Description: IC MCU FLASH 1KX14 EE 18SOIC
• Manufacturer: Microchip Technology
• Series: PIC® 16Fr

Specifications of PIC16F84A-04/SO

• Program Memory Type: FLASH
• Program Memory Size: 1.75KB (1K x 14)
• Package / Case: 18-SOIC (7.5mm Width)
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 4MHz
• Peripherals: POR, WDT
• Number Of I /o: 13
• Eeprom Size: 64 x 8
• Ram Size: 68 x 8
• Voltage - Supply (vcc/vdd): 4 V ~ 5.5 V
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Processor Series: PIC16F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 68 B
• Maximum Clock Frequency: 4 MHz
• Number Of Programmable I/os: 13
• Number Of Timers: 1
• Operating Supply Voltage: 2 V to 5.5 V
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734
• Development Tools By Supplier: ICE2000
• Minimum Operating Temperature: 0 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: XLT18SO-1 - SOCKET TRANSITION 18SOIC 300MILI3-DB16F84A - BOARD DAUGHTER ICEPIC3309-1075 - ADAPTER 18-SOIC TO 18-SOIC309-1011 - ADAPTER 18-SOIC TO 18-DIP309-1010 - ADAPTER 18-SOIC TO 18-DIPAC164010 - MODULE SKT PROMATEII DIP/SOIC
• Data Converters: -
• Connectivity: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

11.4
1997 Microchip Technology Inc.
GIE bit
INSTRUCTION
FLOW
T0IF bit
Instruction
fetched
Instruction
executed
Timer0
CLKOUT(3)
OSC1
PC
TMR0 Interrupt
Note 1: Interrupt flag bit T0IF is sampled here (every Q1).
Q1
2: Interrupt latency = 4T
3: CLKOUT is available only in RC oscillator mode.
FEh
Inst (PC)
Inst (PC-1)
Q2
The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This
overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE
(INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module interrupt service rou-
tine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from
SLEEP since the timer is shut-off during SLEEP. See
Figure 11-4: TMR0 Interrupt Timing
1
PC
Q3
Q4
CY
Q1
FFh
where T
Inst (PC+1)
Inst (PC)
Q2
1
PC +1
CY
Q3
= instruction cycle time.
Q4
Q1
00h
Dummy cycle
Q2
PC +1
Q3
Section 11. Timer0
Q4
Figure 11-4
Q1
01h
Dummy cycle
Inst (0004h)
Q2
0004h
Q3
for Timer0 interrupt timing.
Q4
Q1
DS31011A-page 11-5
02h
Inst (0004h)
Inst (0005h)
Q2
0005h
Q3
Q4
11