PIC16F913-I/SP Microchip Technology, PIC16F913-I/SP Datasheet - Page 267
![IC PIC MCU FLASH 4KX14 28DIP](/photos/6/59/65908/150-28-dip_sml.jpg)
PIC16F913-I/SP
Manufacturer Part Number
PIC16F913-I/SP
Description
IC PIC MCU FLASH 4KX14 28DIP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC16F913-ISS.pdf
(330 pages)
3.PIC16F913-ISS.pdf
(8 pages)
4.PIC16F913-ISS.pdf
(34 pages)
5.PIC16F913-ISO.pdf
(274 pages)
Specifications of PIC16F913-I/SP
Program Memory Type
FLASH
Program Memory Size
7KB (4K x 14)
Package / Case
28-DIP (0.300", 7.62mm)
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number Of I /o
24
Eeprom Size
256 x 8
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 5x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC16F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
256 B
Interface Type
SSP/I2C/AUSART/SPI
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
24
Number Of Timers
3
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DV164120
Minimum Operating Temperature
- 40 C
On-chip Adc
5-ch x 10-bit
Package
28SPDIP
Device Core
PIC
Family Name
PIC16
Maximum Speed
20 MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F913-I/SP
Manufacturer:
TI
Quantity:
212
Reset................................................................................. 187
Revision History ................................................................ 259
S
S (Start) bit ........................................................................ 160
SCI. See USART
Serial Communication Interface. See USART.
Slave Select Synchronization ........................................... 166
SMP bit ............................................................................. 160
Software Simulator (MPLAB SIM)..................................... 216
Software Simulator (MPLAB SIM30)................................. 216
Special Function Registers ................................................. 14
SPI Mode .................................................................. 159, 166
2004 Microchip Technology Inc.
LVDCON (Low-Voltage Detect Control).................... 125
OPTION_REG ...................................................... 22, 82
OSCCON (Oscillator Control) ..................................... 32
OSCTUNE .................................................................. 38
PCON (Power Control) ............................................. 190
PIE1 (Peripheral Interrupt Enable 1)........................... 24
PIE2 (Peripheral Interrupt Enable 2)........................... 25
PIR1 (Peripheral Interrupt Register 1) ........................ 26
PIR2 (Peripheral Interrupt Register 2) ........................ 27
PORTA........................................................................ 44
PORTB........................................................................ 54
PORTC ....................................................................... 63
PORTD ....................................................................... 72
PORTE........................................................................ 77
RCSTA (Receive Status and Control)....................... 128
Reset Values............................................................. 192
Reset Values (Special Registers) ............................. 194
Special Function Register Map
Special Register Summary
SSPCON (Sync Serial Port Control) Register........... 161
SSPSTAT (Sync Serial Port Status) Register........... 160
Status.......................................................................... 21
T1CON (Timer1 Control)............................................. 87
T2CON (Timer2 Control)............................................. 90
TRISA (PORTA Tri-state) ........................................... 44
TRISB (PORTB Tri-state) ........................................... 54
TRISC (PORTC Tri-state) ........................................... 63
TRISD (PORTD Tri-state) ........................................... 72
TRISE (PORTE Tri-state) ........................................... 77
TXSTA (Transmit Status and Control) ...................... 127
VRCON (Voltage Reference Control) ....................... 100
WDTCON (Watchdog Timer Control) ....................... 200
WPUB (Weak Pull-up PORTB) ................................... 55
Associated Registers ................................................ 168
Bus Mode Compatibility ............................................ 168
Effects of a Reset...................................................... 168
Enabling SPI I/O ....................................................... 164
Master Mode ............................................................. 165
Master/Slave Connection.......................................... 164
Serial Clock (SCK pin) .............................................. 159
Serial Data In (SDI pin) ............................................. 159
Serial Data Out (SDO pin) ........................................ 159
Slave Select .............................................................. 159
Slave Select Synchronization ................................... 166
Sleep Operation ........................................................ 168
SPI Clock .................................................................. 165
Typical Connection ................................................... 164
PIC16F913/916................................................... 15
PIC16F914/917................................................... 16
Bank 0................................................................. 17
Bank 1................................................................. 18
Bank 2................................................................. 19
Bank 3................................................................. 20
Preliminary
SSP
SSP I
SSP Module
SSPEN bit......................................................................... 161
SSPM bits ......................................................................... 161
SSPOV bit ........................................................................ 161
Status Register ................................................................... 21
Synchronous Master Reception
Synchronous Master Transmission
Synchronous Serial Port Enable bit (SSPEN) .................. 161
Synchronous Serial Port Mode Select bits (SSPM).......... 161
Synchronous Serial Port. See SSP
Synchronous Slave Reception
Synchronous Slave Transmission
T
T1CON Register ................................................................. 87
Time-out Sequence .......................................................... 190
Timer0
Timer0 Module.................................................................... 81
Timer1
Timer1 Module with Gate Control ....................................... 85
Timer2 ................................................................................ 90
Overview
SPI Master/Slave Connection................................... 164
Slave Mode............................................................... 169
Clock Synchronization and the CKP Bit ................... 175
SPI Master Mode...................................................... 165
SPI Slave Mode........................................................ 166
SSPBUF ................................................................... 165
SSPSR ..................................................................... 165
Associated Registers................................................ 140
Associated Registers................................................ 139
Associated Registers................................................ 142
Associated Registers................................................ 142
Associated Registers.................................................. 83
External Clock ............................................................ 82
External Clock Requirements ................................... 236
Interrupt ...................................................................... 81
Operation.................................................................... 81
T0CKI ......................................................................... 82
Associated Registers.................................................. 89
Asynchronous Counter Mode ..................................... 88
External Clock Requirements ................................... 236
Interrupt ...................................................................... 86
Modes of Operations .................................................. 86
Operation During Sleep .............................................. 89
Prescaler .................................................................... 86
Resetting of Timer1 Registers .................................... 89
Resetting Timer1 Using a CCP Trigger Output .......... 88
Timer1 Gate
TMR1H Register......................................................... 85
TMR1L Register ......................................................... 85
Associated registers ................................................... 91
Operation.................................................................... 90
Postscaler................................................................... 90
PR2 Register .............................................................. 90
Prescaler .................................................................... 90
TMR2 Output .............................................................. 91
TMR2 Register ........................................................... 90
TMR2 to PR2 Match Interrupt............................... 90, 91
2
C Operation ........................................................... 169
Reading and Writing ........................................... 88
Inverting Gate ..................................................... 86
Selecting Source .......................................... 86, 97
Synchronizing C2OUT w/ Timer1 ....................... 97
PIC16F91X
DS41250B-page 265