PIC24F04KA201-I/SS Microchip Technology, PIC24F04KA201-I/SS Datasheet - Page 28

IC PIC MCU FLASH 512KX4 20-SSOP

PIC24F04KA201-I/SS

Manufacturer Part Number
PIC24F04KA201-I/SS
Description
IC PIC MCU FLASH 512KX4 20-SSOP
Manufacturer
Microchip Technology
Series
PIC® XLP™ 24Fr

Specifications of PIC24F04KA201-I/SS

Core Size
16-Bit
Program Memory Size
4KB (1.375K x 24)
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Core Processor
PIC
Speed
32MHz
Connectivity
I²C, IrDA, SPI, UART/USART
Number Of I /o
18
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 9x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SSOP
Controller Family/series
PIC24
No. Of I/o's
18
Ram Memory Size
512Byte
Cpu Speed
32MHz
No. Of Timers
3
Processor Series
PIC24F
Core
PIC
Data Bus Width
16 bit
Data Ram Size
512 B
Interface Type
I2C, SPI, UART
Maximum Clock Frequency
32 KHz
Number Of Programmable I/os
12
Number Of Timers
3
Operating Supply Voltage
1.8 V to 3.6 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, DM240001
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 9 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details
PIC24F04KA201 FAMILY
4.1.1
The
word-addressable blocks. Although it is treated as
24 bits wide, it is more appropriate to think of each
address of the program memory as a lower and upper
word, with the upper byte of the upper word being
unimplemented. The lower word always has an even
address, while the upper word has an odd address
(Figure 4-2).
Program memory addresses are always word-aligned
on the lower word, and addresses are incremented or
decremented by two during code execution. This
arrangement also provides compatibility with data
memory space addressing and makes it possible to
access data in the program memory space.
4.1.2
All PIC24F devices reserve the addresses between
00000h and 000200h for hard coded program
execution vectors. A hardware Reset vector is provided
to redirect code execution from the default value of the
PC on device Reset to the actual start of code. A GOTO
instruction is programmed by the user at 000000h with
the actual address for the start of code at 000002h.
PIC24F devices also have two interrupt vector tables,
located from 000004h to 0000FFh and 000104h to
0001FFh. These vector tables allow each of the many
FIGURE 4-2:
DS39937B-page 26
program
PROGRAM MEMORY
ORGANIZATION
HARD MEMORY VECTORS
Address
000001h
000003h
000005h
000007h
memory
msw
PROGRAM MEMORY ORGANIZATION
space
Program Memory
‘Phantom’ Byte
(read as ‘0’)
00000000
00000000
00000000
00000000
most significant word
is
organized
23
Preliminary
in
16
Instruction Width
device interrupt sources to be handled by separate
ISRs. Section 7.1 “Interrupt Vector (IVT) Table”
discusses the interrupt vector tables more in detail.
4.1.3
Table 4-1 provides the addresses of the device Config-
uration Words for the PIC24F04KA201 family. Their
location in the memory map is displayed in Figure 4-1.
Refer to Section 23.1 “Configuration Bits” for more
information on device Configuration Words.
TABLE 4-1:
least significant word
FBS
FGS
FOSCSEL
FOSC
FWDT
FPOR
FICD
FDS
Configuration Word
8
DEVICE CONFIGURATION WORDS
DEVICE CONFIGURATION
WORDS FOR PIC24F04KA201
FAMILY DEVICES
0
© 2009 Microchip Technology Inc.
(lsw Address)
PC Address
000000h
000002h
000004h
000006h
Configuration Word
Addresses
F8000C
F80000
F80004
F80008
F8000A
F8000E
F80010
F80006

Related parts for PIC24F04KA201-I/SS