PIC12CE519-04/SM Microchip Technology, PIC12CE519-04/SM Datasheet - Page 56

• Manufacturer Part Number: PIC12CE519-04/SM
• Description: IC MCU OTP 1KX12 W/EE 8-SOIJ
• Manufacturer: Microchip Technology
• Series: PIC® 12Cr

Specifications of PIC12CE519-04/SM

• Program Memory Type: OTP
• Program Memory Size: 1.5KB (1K x 12)
• Package / Case: 8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 4MHz
• Peripherals: POR, WDT
• Number Of I /o: 5
• Eeprom Size: 16 x 8
• Ram Size: 41 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: 0°C ~ 70°C
• Processor Series: PIC12C
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 41 B
• Maximum Clock Frequency: 4 MHz
• Number Of Programmable I/os: 5
• Number Of Timers: 1
• Operating Supply Voltage: 3 V to 5.5 V
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734
• Development Tools By Supplier: ICE2000
• Minimum Operating Temperature: 0 C
• On-chip Adc: 8 bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: XLT08SO-1 - SOCKET TRANSITION 8SOIC 150/208AC164312 - MODULE SKT FOR PM3 16SOICISPICR1 - ADAPTER IN-CIRCUIT PROGRAMMING309-1048 - ADAPTER 8-SOIC TO 8-DIP309-1047 - ADAPTER 8-SOIC TO 8-DIPAC124001 - MODULE SKT PROMATEII 8DIP/SOIC
• Data Converters: -
• Connectivity: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

PICmicro MID-RANGE MCU FAMILY
3.2.4
DS31003A-page 3-6
INTERNAL RESET
PWRT TIME-OUT
INTERNAL POR
OST TIME-OUT
Power-up Sequence
MCLR
V
DD
Note 1: Devices with the Internal/External RC option have a nominal 250 s delay.
On power-up, the time-out sequence is as follows: First the internal POR is detected, then, if
enabled, the PWRT time-out is invoked. After the PWRT time-out is over, the OST is activated.
The total time-out will vary based on oscillator configuration and PWRTE bit status. For example,
in RC mode with the PWRTE bit set (PWRT disabled), there will be no time-out at all.
Figure 3-6
Since the time-outs occur from the internal POR pulse, if MCLR is kept low long enough, the
time-outs will expire. Then bringing MCLR high will begin execution immediately
This is useful for testing purposes or to synchronize more than one device operating in parallel.
If the device voltage is not within the electrical specifications by the end of a time-out, the
MCLR/V
external RC delay is sufficient for many of these applications.
Table 3-1
Figure 3-8
Table 3-1:
Figure 3-5: Time-out Sequence on Power-up (MCLR Tied to V
Configuration
XT, HS, LP
Oscillator
RC
PP
shows the time-outs that occur in various situations, while
and
show four different cases that can happen on powering up the device.
pin must be held low until the voltage is within the device specification. The use of an
Time-out in Various Situations
Figure 3-7
72 ms + 1024T
Enabled
72 ms
depict time-out sequences.
Power-up Timer
T
PWRT
OSC
1024T
Disabled
T
OST
—
(1)
OSC
72 ms + 1024T
Brown-out Reset
72 ms
DD
1997 Microchip Technology Inc.
)
OSC
Figure 3-5
(Figure
1024T
Wake-up
Figure
SLEEP
from
—
through
(1)
OSC
3-7).
3-5,