PIC12F675-I/SN Microchip Technology, PIC12F675-I/SN Datasheet

no-image

PIC12F675-I/SN

Manufacturer Part Number
PIC12F675-I/SN
Description
IC MCU CMOS FLSH-BASE 8BIT 8SOIC
Manufacturer
Microchip Technology
Series
PIC® 12Fr

Specifications of PIC12F675-I/SN

Program Memory Type
FLASH
Program Memory Size
1.75KB (1K x 14)
Package / Case
8-SOIC (3.9mm Width)
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Peripherals
POR, WDT
Number Of I /o
5
Eeprom Size
128 x 8
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC12F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
64 B
Interface Type
RS- 232/USB
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
6
Number Of Timers
2
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 53270-913
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163014, DM164120-4
Minimum Operating Temperature
- 40 C
On-chip Adc
4-ch x 10-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Connectivity
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC12F675-I/SN
Manufacturer:
INFINEON
Quantity:
34 000
Part Number:
PIC12F675-I/SN
Manufacturer:
Microchip Technology
Quantity:
70 821
Part Number:
PIC12F675-I/SN
Manufacturer:
MICROCHIP
Quantity:
80
Part Number:
PIC12F675-I/SN
Manufacturer:
MICROCHIP
Quantity:
1 500
Part Number:
PIC12F675-I/SN
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC12F675-I/SN
Quantity:
191
Part Number:
PIC12F675-I/SN
0
This document includes the
programming specifications for the
following devices:
1.0
The PIC12F629/675/PIC16F630/676 is programmed
using a serial method. The Serial mode will allow the
PIC12F629/675/PIC16F630/676 to be programmed
while in the user’s system. This allows for increased
design flexibility. This programming specification
applies to PIC12F629/675/PIC16F630/676 devices in
all packages.
FIGURE 1-1:
© 2005 Microchip Technology Inc.
• PIC12F629
• PIC12F675
PDIP, SOIC
DFN, DFN-S
PROGRAMMING THE
PIC12F629/675/PIC16F630/676
PIC12F629/675/PIC16F630/676 Memory Programming
GP4/AN4/TIG/OSC2/CLKOUT
8-PIN DIAGRAMS FOR PIC12F629/675
• PIC16F630
• PIC16F676
GP4/TIG/OSC2/CLKOUT
GP5/TICKI/OSC1/CLKIN
GP5/TICKI/OSC1/CLKIN
GP4/AN3/T1G/OSC2/CLKOUT
GP4/T1G/OSC2/CLKOUT
GP5/T1CKI/OSC1/CLKIN
GP5/T1CKI/OSC1/CLKIN
GP3/MCLR/V
GP3/MCLR/V
GP3/MCLR/V
GP3/MCLR/V
PIC12F629/675/PIC16F630/676
V
V
DD
DD
DD
DD
V
V
DD
PP
DD
PP
1
2
3
4
1
2
3
4
1
2
3
4
1
2
3
4
PIC12F629
PIC12F675
8
7
6
5
8
7
6
5
1.1
The PIC12F629/675/PIC16F630/676 requires one
power supply for V
1.2
The Programming mode for the PIC12F629/675/
PIC16F630/676 allows programming of user program
memory, data memory, special locations used for ID
and the Configuration Word register.
8
7
6
5
8
7
6
5
V
GP0/CIN+/ICSPDAT
GP1/CIN-/ICSPCLK
GP2/T0CKI/INT/COUT
V
GP0/AN0/CIN+/ICSPDAT
GP1/AN1/CIN-/V
GP2/AN2/T0CKI/INT/COUT
SS
SS
Hardware Requirements
Programming Mode
V
GP0/CIN+/ICSPDAT
GP1/CIN-/ICSPCLK
GP2/T0CKI/INT/COUT
V
GP0/AN0/CIN+/ICSPDAT
GP1/AN1/CIN-/ICSPCLK
GP2/AN2/T0CKI/INT/COUT
SS
SS
DD
REF
(5.0V) and one for V
/ICSPCLK
DS41191D-page 1
PP
(12V).

Related parts for PIC12F675-I/SN

PIC12F675-I/SN Summary of contents

Page 1

... PIC12F629/675/PIC16F630/676 Memory Programming This document includes the programming specifications for the following devices: • PIC12F629 • PIC16F630 • PIC12F675 • PIC16F676 1.0 PROGRAMMING THE PIC12F629/675/PIC16F630/676 The PIC12F629/675/PIC16F630/676 is programmed using a serial method. The Serial mode will allow the PIC12F629/675/PIC16F630/676 to be programmed while in the user’s system. This allows for increased design flexibility ...

Page 2

... RC1 RC3 7 8 RC2 RA0/AN0/CIN+/ICSPDAT RA1/AN1/CIN-/ RA2/AN2/COUT/T0CKI/INT PP RC5 10 5 RC0/AN4 RC4 6 9 RC1/AN5 RC3/AN7 7 8 RC2/AN6 12 RA0/C1IN+/ICSPDAT 11 RA1/CIN-/V /ICSPCLK REF PIC16F630 10 RA2/COUT/T0CKI/INT 9 RC0 PIC16F676 RC5 4 /ICSPCLK REF RA0/AN0/C1IN+/ICSPDAT RA1/AN1/CIN-/V /ICSPCLK REF RA2/AN2/COUT/T0CKI/INT RC0/AN4 © 2005 Microchip Technology Inc. ...

Page 3

... FIGURE 1-3: 20-PIN DIAGRAM FOR rfPIC12F675F/H/K SSOP GP5/T1CKI/OSC1/CLKIN GP4/T1G/OSC2/CLKOUT GP3/MCLR/V RFXTAL CLKOUT V TABLE 1-1: PIN DESCRIPTIONS (DURING PROGRAMMING): PIC12F629/675/PIC16F630/676 Pin Name Function GP1 CLOCK GP0 DATA MCLR Programming Mode RA1 CLOCK RA0 DATA Legend Input Output Power Note 1: In the PIC12F629/675/PIC16F630/676, the programming high voltage is internally generated. To activate the Programming mode, high voltage needs to be applied to the MCLR input ...

Page 4

... The 14 bits may be programmed, but only the LSbs are ® displayed by MPLAB IDE. xxxx’s are “don’t care” bits ® as they won’t be read by MPLAB IDE Implemented 03FE 03FF Implemented 400 Maps to 0-3FF 1FFF 2000 Implemented 2008 Reserved 201F Maps to 2000-201F 3FFF © 2005 Microchip Technology Inc. ...

Page 5

... Begin Programming End Programming Bulk Erase Program Memory Bulk Erase Data Memory © 2005 Microchip Technology Inc. PIC12F629/675/PIC16F630/676 A device Reset will clear the PC and set the address to ‘0’. The Increment Address command will increment the PC. The Load Configuration command will set the ...

Page 6

... Note 1: GP0 and GP1 apply to PIC12F629/675 only. For PIC16F630/676, use RA0 and RA1, respectively. DS41191D-page DLY strt_bit LSb DLY T 2 DLY strt_bit LSb DLY MSb stp_bit T 1 SET T 1 HLD MSb stp_bit T 1 SET T 1 HLD © 2005 Microchip Technology Inc. ...

Page 7

... READ DATA FROM PROGRAM MEMORY COMMAND (1) GP1 CLOCK (1) GP0 DATA T 1 SET T Input Note 1: GP0 and GP1 apply to PIC12F629/675 only. For PIC16F630/676, use RA0 and RA1, respectively. © 2005 Microchip Technology Inc. PIC12F629/675/PIC16F630/676 T 2 DLY strt_bit LSb T 1 DLY If the program memory is code-protected (CP = 0), the data is read as zeros ...

Page 8

... CLOCK (1) GP0 0 1 DATA Note 1: GP0 and GP1 apply to PIC12F629/675 only. For PIC16F630/676, use RA0 and RA1, respectively. DS41191D-page DLY DLY strt_bit LSb T 1 DLY SET T 1 HLD stp_bit MSb Output Input 2 DLY Next Command DLY © 2005 Microchip Technology Inc. ...

Page 9

... When programming data memory, the byte being addressed is erased before being programmed. FIGURE 2-9: BEGIN PROGRAMMING COMMAND (INTERNALLY TIMED) 1 (1) GP1 CLOCK (1) GP0 0 DATA Note 1: GP0 and GP1 apply to PIC12F629/675 only. For PIC16F630/676, use RA0 and RA1, respectively. © 2005 Microchip Technology Inc. PIC12F629/675/PIC16F630/676 ...

Page 10

... END PROGRAMMING (SERIAL PROGRAM/VERIFY) V IHH MCLR 1 ICSPCLK ICSPDAT 0 Reset DS41191D-page SET T 1 HLD 100 ns min. Program/Verify Test mode SET T 1 HLD 100 ns min. Program/Verify Test mode T 2 PROG End Programming command DLY 1 μs min. Next Command DLY 1 μs min. © 2005 Microchip Technology Inc. ...

Page 11

... ID locations will be erased. FIGURE 2-12: BULK ERASE PROGRAM MEMORY COMMAND 1 (1) GP1 CLOCK (1) GP0 1 DATA T 1 SET Note 1: GP0 and GP1 apply to PIC12F629/675 only. For PIC16F630/676, use RA0 and RA1, respectively. © 2005 Microchip Technology Inc. PIC12F629/675/PIC16F630/676 programming SET T ...

Page 12

... FIGURE 2-13: BULK ERASE DATA MEMORY COMMAND 1 (1) GP1 CLOCK (1) GP0 1 DATA Note 1: GP0 and GP1 apply to PIC12F629/675 only. For PIC16F630/676, use RA0 and RA1, respectively. DS41191D-page SET T 1 HLD Program/Verify Test mode T ERA Next Command DLY © 2005 Microchip Technology Inc. ...

Page 13

... Bulk Erase Device Program Cycle Read Data from Program Memory No Data Correct? Yes No All Locations Done? Program Data Program OSCCAL © 2005 Microchip Technology Inc. PIC12F629/675/PIC16F630/676 Instruction Error Programming Command (Internally timed) Wait T Report Programming Failure Increment Address Command Verify all ...

Page 14

... Report No Programming Failure Yes Increment Yes Address Command Increment Address Command Increment Address Command Set Bits 12 and 13 to Saved Band Gap Bits Program Cycle (Config. Word) Read Data Command Data Correct? Yes Done Report No Programming Failure © 2005 Microchip Technology Inc. ...

Page 15

... Start Program Cycle Read Data from Data Memory Data Correct? Yes Increment No All Locations Address Done? Command Yes Done © 2005 Microchip Technology Inc. PIC12F629/675/PIC16F630/676 Programming Command (Internally timed) Report No Programming Wait T Failure Program Cycle Load Data for Program Memory Begin ...

Page 16

... PROGRAM FLOWCHART – PIC12F629/675/PIC16F630/676 ERASE FLASH MEMORY DS41191D-page 16 Start Read and Save OSCCAL Value No Report OSCCAL RETLW Instruction Instruction Error Correct? Yes Read and Save Band Gap Cal. Value Bulk Erase Device Program OSCCAL Program Band Gap Cal. Bits Done © 2005 Microchip Technology Inc. ...

Page 17

... The Band Gap Calibration bits must be read and preserved, then replaced by the user during any bulk erase operation. 3: GP4 and GP5 apply to PIC12F629/675 only. For PIC16F630/676, use RA4 and RA5, respectively. Legend Readable bit W = Writable bit -n = Value at POR ‘1’ = Bit is set © 2005 Microchip Technology Inc. PIC12F629/675/PIC16F630/676 has several R/P-1 R/P-1 R/P-1 CPD CP ...

Page 18

... PIC12F629/675/PIC16F630/676 3.1 Device ID Word The device ID word for each device is located at 2006h. TABLE 3-1: DEVICE ID VALUES Device ID Value Device Dev PIC12F629 00 1111 100 PIC12F675 00 1111 110 PIC16F630 01 0000 110 PIC16F676 01 0000 111 DS41191D-page 18 Rev x xxxx x xxxx x xxxx x xxxx © 2005 Microchip Technology Inc. ...

Page 19

... Specifically for the PIC12F629/675/PIC16F630/676, the EEPROM data memory should also be embedded in the hex file (see Section 4.3.2 “Embedding Data EEPROM Contents In Hex File”). Microchip Technology Incorporated feels strongly that this feature is important for the benefit of the end customer. © 2005 Microchip Technology Inc. ...

Page 20

... Configuration Word and ID locations can always be read. 2: Some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums. * Checksum calculation differs Blank 0x25E6 at 0 and Value Max. Address BE00 89CE BF7F 8B4D © 2005 Microchip Technology Inc. ...

Page 21

... PROG timed) Programming cycle time (externally T 2 PROG timed) Time delay from program to compare T DIS (HV discharge time) © 2005 Microchip Technology Inc. PIC12F629/675/PIC16F630/676 Standard Operating Conditions (unless otherwise stated) Operating Temperature Operating Voltage Min. Typ. Max. 2.0 5.5 — 4.5 5.5 — ...

Page 22

... PIC12F629/675/PIC16F630/676 NOTES: DS41191D-page 22 © 2005 Microchip Technology Inc. ...

Page 23

... PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance and WiperLock are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...

Page 24

... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2005 Microchip Technology Inc. EUROPE Austria - Weis Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...

Related keywords