IDT89HPES48H12ZABR IDT, Integrated Device Technology Inc, IDT89HPES48H12ZABR Datasheet

no-image

IDT89HPES48H12ZABR

Manufacturer Part Number
IDT89HPES48H12ZABR
Description
IC PCI SW 48LANE 12PORT 1156BGA
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of IDT89HPES48H12ZABR

Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
89HPES48H12ZABR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT89HPES48H12ZABR
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT89HPES48H12ZABRI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Device Overview
PCI Express® switching solutions. The PES48H12 is a 48-lane, 12-port
system interconnect switch optimized for PCI Express packet switching
in high-performance applications, supporting multiple simultaneous
peer-to-peer traffic flows. Target applications include servers, storage,
communications, and embedded systems.
Features
Block Diagram
© 2008 Integrated Device Technology, Inc.
The 89HPES48H12 is a member of the IDT PRECISE™ family of
High Performance PCI Express Switch
– Twelve maximum switch ports
– Forty-eight 2.5 Gbps embedded SerDes
– Delivers 192 Gbps (24 GBps) of aggregate switching capacity
– Low-latency cut-through switch architecture
– Support for Max Payload Size up to 2048 bytes
– Supports two virtual channels and eight traffic classes
– PCI Express Base Specification Revision 1.1 compliant
• Six main ports each of which consists of 8 SerDes
• Each x8 main port can further bifurcate to 2 x4-ports
• Supports pre-emphasis and receive equalization on per-port
basis
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
®
DL/Transaction Layer
DL/Transaction Layer
x8/x4/x2/x1
x8/x4/x2/x1
48-Lane 12-Port PCI Express®
System Interconnect Switch
SerDes
SerDes
Frame Buffer
Route Table
Figure 1 Internal Block Diagram
Up to 6 x8 ports or 12 x4 Ports
48 PCI Express Lanes
12-Port Switch Core
DL/Transaction Layer
DL/Transaction Layer
1 of 48
x8/x4/x2/x1
x8/x4/x2/x1
SerDes
SerDes
Flexible Architecture with Numerous Configuration Options
Highly Integrated Solution
Reliability, Availability, and Serviceability (RAS) Features
– Port arbitration schemes utilizing round robin algorithms
– Virtual channels arbitration based on priority
– Automatic per port link width negotiation to x8, x4, x2 or x1
– Supports automatic lane reversal on all ports
– Supports automatic polarity inversion on all lanes
– Supports locked transactions, allowing use with legacy soft-
– Ability to load device configuration from serial EEPROM
– Ability to control device via SMBus
– Requires no external components
– Incorporates on-chip internal memory for packet buffering and
– Integrates forty-eight 2.5 Gbps embedded full duplex SerDes,
– Redundant upstream port failover capability
– Supports optional PCI Express end-to-end CRC checking
– Internal end-to-end parity protection on all TLPs ensures data
ware
queueing
8B/10B encoder/decoder (no separate transceivers needed)
integrity even in systems that do not implement end-to-end
CRC (ECRC)
Arbitration
Scheduler
DL/Transaction Layer
DL/Transaction Layer
Port
x8/x4/x2/x1
x8/x4/x2/x1
SerDes
SerDes
89HPES48H12
October 7, 2008
Data Sheet
DSC 6925

Related parts for IDT89HPES48H12ZABR

IDT89HPES48H12ZABR Summary of contents

Page 1

Device Overview The 89HPES48H12 is a member of the IDT PRECISE™ family of PCI Express® switching solutions. The PES48H12 is a 48-lane, 12-port system interconnect switch optimized for PCI Express packet switching in high-performance applications, supporting multiple simultaneous peer-to-peer ...

Page 2

IDT 89HPES48H12 Data Sheet – Supports optional PCI Express Advanced Error Reporting – Supports PCI Express Hot-Plug • Compatible with Hot-Plug I/O expanders used on PC motherboards – Supports Hot-Swap Power Management ◆ – Supports PCI Power Management Interface specification, ...

Page 3

IDT 89HPES48H12 Data Sheet As shown in Figure 3, the master and slave SMBuses may be used in a unified or split configuration. In the unified configuration, shown in Figure 3(a), the master and slave SMBuses are tied together and ...

Page 4

IDT 89HPES48H12 Data Sheet Pin Description The following tables lists the functions of the pins provided on the PES48H12. Some of the functions listed may be multiplexed onto the same pin. The active polarity of a signal is defined using ...

Page 5

IDT 89HPES48H12 Data Sheet Signal PE7TP[3:0] PE7TN[3:0] PE8RP[3:0] PE8RN[3:0] PE8TP[3:0] PE8TN[3:0] PE9RP[3:0] PE9RN[3:0] PE9TP[3:0] PE9TN[3:0] PE10RP[3:0] PE10RN[3:0] PE10TP[3:0] PE10TN[3:0] PE11RP[3:0] PE11RN[3:0] PE11TP[3:0] PE11TN[3:0] REFCLKM REFCLKP[3:0] REFCLKN[3:0] Signal MSMBADDR[4:1] MSMBCLK MSMBDAT Type Name/Description O PCI Express Port 7 Serial Data Transmit. ...

Page 6

IDT 89HPES48H12 Data Sheet Signal SSMBADDR[5,3:1] SSMBCLK SSMBDAT Signal GPIO[0] GPIO[1] GPIO[2] GPIO[3] GPIO[4] GPIO[5] GPIO[6] GPIO[7] GPIO[8] GPIO[9] Type Name/Description I Slave SMBus Address. These pins determine the SMBus address to which the slave SMBus interface responds. I/O Slave ...

Page 7

IDT 89HPES48H12 Data Sheet Signal GPIO[10] GPIO[11] GPIO[12] GPIO[13] GPIO[14] GPIO[15] GPIO[16] GPIO[17] GPIO[18] GPIO[19] GPIO[20] GPIO[21] Type Name/Description I/O General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: P5RSTN Alternate ...

Page 8

IDT 89HPES48H12 Data Sheet Signal GPIO[22] GPIO[23] GPIO[24] GPIO[25] GPIO[26] GPIO[27] GPIO[28] GPIO[29] GPIO[30] GPIO[31] Signal CCLKDS CCLKUS MSMBSMODE Type Name/Description I/O General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: ...

Page 9

IDT 89HPES48H12 Data Sheet Signal P01MERGEN P23MERGEN P45MERGEN P67MERGEN P89MERGEN P1011MERGEN PERSTN RSTHALT SWMODE[3:0] Type Name/Description I Port 0 and 1 Merge. P01MERGEN is an active low signal pulled low internally via a 251K ohm resistor. When this ...

Page 10

IDT 89HPES48H12 Data Sheet Signal JTAG_TCK JTAG_TDI JTAG_TDO JTAG_TMS JTAG_TRST_N Signal V CORE APE Type Name/Description I JTAG Clock. This is an input test clock used ...

Page 11

IDT 89HPES48H12 Data Sheet Pin Characteristics Note: Some input pads of the PES48H12 do not contain internal pull-ups or pull-downs. Unused inputs should be tied off to appropriate levels. This is especially critical for unused control signal inputs which, if ...

Page 12

IDT 89HPES48H12 Data Sheet Function PCI Express Interface (cont.) SMBus Interface General Purpose I/O System Pins Pin Name Type Buffer PE8RN[3:0] I CML PE8RP[3:0] I PE8TN[3:0] O PE8TP[3:0] O PE9RN[3:0] I PE9RP[3:0] I PE9TN[3:0] O PE9TP[3:0] O PE10RN[3:0] I PE10RP[3:0] ...

Page 13

IDT 89HPES48H12 Data Sheet Function EJTAG / JTAG 1. Schmitt Trigger Input (STI) Pin Name Type Buffer JTAG_TCK I LVTTL JTAG_TDI I JTAG_TDO O JTAG_TMS I JTAG_TRST_N I Table 8 Pin Characteristics (Part ...

Page 14

IDT 89HPES48H12 Data Sheet Logic Diagram — PES48H12 Reference Clock PCI Express Switch SerDes Input Port 0 PCI Express Switch SerDes Input Port 1 PCI Express Switch SerDes Input Port 2 PCI Express Switch SerDes Input Port 3 PCI Express ...

Page 15

IDT 89HPES48H12 Data Sheet System Clock Parameters Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 13 and 14. Parameter PEREFCLK Refclk Input reference clock frequency range FREQ 2 Refclk Duty cycle of ...

Page 16

IDT 89HPES48H12 Data Sheet 1. Minimum, Typical, and Maximum values meet the requirements under PCI Specification 1.1 Signal GPIO 1 GPIO[31:0] 1. GPIO signals must meet the setup and hold times if they are synchronous or the minimum pulse width ...

Page 17

IDT 89HPES48H12 Data Sheet JTAG_TCK JTAG_TDI JTAG_TMS JTAG_TDO JTAG_TRST_N Recommended Operating Supply Voltages Symbol V CORE Internal logic supply DD V I/O I/O supply except for SerDes LVPECL/CML PCI Express Digital Power DD V APE PCI Express ...

Page 18

IDT 89HPES48H12 Data Sheet Recommended Operating Temperature Power Consumption Typical power is measured under the following conditions: 25°C Ambient, 35% total link usage on all ports, typical voltages defined in Table 13 (and also listed below). Maximum power is measured ...

Page 19

IDT 89HPES48H12 Data Sheet Thermal Considerations This section describes thermal considerations for the PES48H12 (35mm that is relevant to the thermal performance of the PES48H12 switch. Symbol T J(max) T A(max) θ Effective Thermal Resistance, Junction-to-Ambient JA(effective) θ Thermal Resistance, ...

Page 20

IDT 89HPES48H12 Data Sheet DC Electrical Characteristics Values based on systems running at recommended supply voltages, as shown in Table 13. Note: See Table 8, Pin Characteristics, for a complete I/O listing. I/O Type Parameter Serial Link PCIe Transmit V ...

Page 21

IDT 89HPES48H12 Data Sheet I/O Type Parameter Other I/Os LOW Drive I OL Output I OH High Drive I OL Output I OH Schmitt Trig ger Input V IH (STI) Input Capacitance C IN ...

Page 22

IDT 89HPES48H12 Data Sheet Package Pinout — 1156-BGA Signal Pinout for PES48H12 The following table lists the pin numbers and signal names for the PES48H12 device. Pin Function Alt Pin GPIO_19 ...

Page 23

IDT 89HPES48H12 Data Sheet Pin Function Alt Pin GPIO_30 F2 E3 GPIO_31 GPIO_24 PE9RN03 F6 E7 PE9RN02 PE9RN01 ...

Page 24

IDT 89HPES48H12 Data Sheet Pin Function Alt Pin ...

Page 25

IDT 89HPES48H12 Data Sheet Pin Function Alt Pin N1 PE11TP00 P1 N2 PE11TN00 PE11RP00 P4 N5 PE11RN00 ...

Page 26

IDT 89HPES48H12 Data Sheet Pin Function Alt Pin U1 PE11TP03 V1 U2 PE11TN03 PE11RP03 V4 U5 PE11RN03 PEREFCLKN2 ...

Page 27

IDT 89HPES48H12 Data Sheet Pin Function Alt Pin AA1 V AB1 SS AA2 V AB2 SS AA3 V AB3 SS AA4 V AB4 SS AA5 V AB5 SS AA6 V AB6 SS AA7 V AB7 SS AA8 V AB8 SS ...

Page 28

IDT 89HPES48H12 Data Sheet Pin Function Alt Pin AE1 PE5TP00 AF1 AE2 PE5TN00 AF2 AE3 V AF3 SS AE4 PE5RP00 AF4 AE5 PE5RN00 AF5 AE6 V AF6 SS AE7 V AF7 SS AE8 V AF8 SS AE9 V IO AF9 ...

Page 29

IDT 89HPES48H12 Data Sheet Pin Function Alt Pin AJ1 PE5TP03 AK1 AJ2 PE5TN03 AK2 AJ3 V AK3 SS AJ4 PE5RP03 AK4 AJ5 PE5RN03 AK5 AJ6 V AK6 SS AJ7 V AK7 SS AJ8 V AK8 SS AJ9 V AK9 SS ...

Page 30

IDT 89HPES48H12 Data Sheet Pin Function Alt Pin AN1 V AN18 SS AN2 V IO AN19 DD AN3 V AN20 SS AN4 SWMODE_0 AN21 AN5 SWMODE_2 AN22 AN6 V AN23 SS AN7 PE6TN00 AN24 AN8 PE6TN01 AN25 AN9 V AN26 ...

Page 31

IDT 89HPES48H12 Data Sheet Power Pins V Core V Core DD DD N13 V19 N14 V21 N15 V22 N17 W13 N19 W14 N20 W16 N21 W18 N22 W20 P13 Y13 P15 Y15 P17 Y17 P19 Y19 P21 Y21 P22 Y22 ...

Page 32

IDT 89HPES48H12 Data Sheet Ground Pins C16 A2 C17 A5 C18 A8 C19 A11 C20 A14 C21 A17 C22 A20 C23 A23 C24 A26 C25 A29 C26 A33 C27 A34 C28 B1 C29 B5 D5 ...

Page 33

IDT 89HPES48H12 Data Sheet T10 V8 T11 V13 T12 V14 T13 V16 T14 V18 T16 V20 T18 V27 T20 V29 T23 V32 T24 W3 T25 W6 T26 W7 T27 W8 T28 W9 T29 W10 ...

Page 34

IDT 89HPES48H12 Data Sheet AL30 AM11 AM3 AM12 AM6 AM13 AM7 AM14 AM8 AM15 AM9 AM16 AM10 AM17 No Connect Pins NC NC V30 AA31 V31 AA33 V33 AA34 V34 AB30 W30 AB31 W31 AB33 W33 ...

Page 35

IDT 89HPES48H12 Data Sheet Signal Name GPIO_00 GPIO_01 GPIO_02 GPIO_03 GPIO_04 GPIO_05 GPIO_06 GPIO_07 GPIO_08 GPIO_09 GPIO_10 GPIO_11 GPIO_12 GPIO_13 GPIO_14 GPIO_15 GPIO_16 GPIO_17 GPIO_18 GPIO_19 GPIO_20 GPIO_21 GPIO_22 GPIO_23 GPIO_24 GPIO_25 GPIO_26 GPIO_27 GPIO_28 GPIO_29 GPIO_30 GPIO_31 I/O Type ...

Page 36

IDT 89HPES48H12 Data Sheet Signal Name JTAG_TCK JTAG_TDI JTAG_TDO JTAG_TMS JTAG_TRST_N MSMBADDR_1 MSMBADDR_2 MSMBADDR_3 MSMBADDR_4 MSMBCLK MSMBDAT MSMBSMODE NC P01MERGEN P23MERGEN P45MERGEN P67MERGEN P89MERGEN P1011MERGEN I/O Type Location I K26 I C31 O J25 I D30 I C32 I A31 ...

Page 37

IDT 89HPES48H12 Data Sheet Signal Name PE0RN00 PE0RN01 PE0RN02 PE0RN03 PE0RP00 PE0RP01 PE0RP02 PE0RP03 PE0TN00 PE0TN01 PE0TN02 PE0TN03 PE0TP00 PE0TP01 PE0TP02 PE0TP03 PE1RN00 PE1RN01 PE1RN02 PE1RN03 PE1RP00 PE1RP01 PE1RP02 PE1RP03 PE1TN00 PE1TN01 PE1TN02 PE1TN03 PE1TP00 I/O Type Location I T30 ...

Page 38

IDT 89HPES48H12 Data Sheet Signal Name PE1TP01 PE1TP02 PE1TP03 PE2RN00 PE2RN01 PE2RN02 PE2RN03 PE2RP00 PE2RP01 PE2RP02 PE2RP03 PE2TN00 PE2TN01 PE2TN02 PE2TN03 PE2TP00 PE2TP01 PE2TP02 PE2TP03 PE3RN00 PE3RN01 PE3RN02 PE3RN03 PE3RP00 PE3RP01 PE3RP02 PE3RP03 PE3TN00 PE3TN01 PE3TN02 PE3TN03 PE3TP00 PE3TP01 PE3TP02 ...

Page 39

IDT 89HPES48H12 Data Sheet Signal Name PE4RN01 PE4RN02 PE4RN03 PE4RP00 PE4RP01 PE4RP02 PE4RP03 PE4TN00 PE4TN01 PE4TN02 PE4TN03 PE4TP00 PE4TP01 PE4TP02 PE4TP03 PE5RN00 PE5RN01 PE5RN02 PE5RN03 PE5RP00 PE5RP01 PE5RP02 PE5RP03 PE5TN00 PE5TN01 PE5TN02 PE5TN03 PE5TP00 PE5TP01 PE5TP02 PE5TP03 PE6RN00 PE6RN01 PE6RN02 ...

Page 40

IDT 89HPES48H12 Data Sheet Signal Name PE6RP01 PE6RP02 PE6RP03 PE6TN00 PE6TN01 PE6TN02 PE6TN03 PE6TP00 PE6TP01 PE6TP02 PE6TP03 PE7RN00 PE7RN01 PE7RN02 PE7RN03 PE7RP00 PE7RP01 PE7RP02 PE7RP03 PE7TN00 PE7TN01 PE7TN02 PE7TN03 PE7TP00 PE7TP01 PE7TP02 PE7TP03 PE8RN00 PE8RN01 PE8RN02 PE8RN03 PE8RP00 PE8RP01 PE8RP02 ...

Page 41

IDT 89HPES48H12 Data Sheet Signal Name PE8TN01 PE8TN02 PE8TN03 PE8TP00 PE8TP01 PE8TP02 PE8TP03 PE9RN00 PE9RN01 PE9RN02 PE9RN03 PE9RP00 PE9RP01 PE9RP02 PE9RP03 PE9TN00 PE9TN01 PE9TN02 PE9TN03 PE9TP00 PE9TP01 PE9TP02 PE9TP03 PE10RN00 PE10RN01 PE10RN02 PE10RN03 PE10RP00 PE10RP01 PE10RP02 PE10RP03 PE10TN00 PE10TN01 PE10TN02 ...

Page 42

IDT 89HPES48H12 Data Sheet Signal Name PE10TP01 PE10TP02 PE10TP03 PE11RN00 PE11RN01 PE11RN02 PE11RN03 PE11RP00 PE11RP01 PE11RP02 PE11RP03 PE11TN00 PE11TN01 PE11TN02 PE11TN03 PE11TP00 PE11TP01 PE11TP02 PE11TP03 PEREFCLKN0 PEREFCLKN1 PEREFCLKN2 PEREFCLKN3 PEREFCLKP0 PEREFCLKP1 PEREFCLKP2 PEREFCLKP3 PERSTN REFCLKM RSTHALT SSMBADDR_1 SSMBADDR_2 SSMBADDR_3 SSMBADDR_5 ...

Page 43

IDT 89HPES48H12 Data Sheet Signal Name SWMODE_0 SWMODE_1 SWMODE_2 SWMODE_3 V CORE APE I/O Type Location I AN4 I AP4 I AN5 I AM5 See Table ...

Page 44

IDT 89HPES48H12 Data Sheet PES48H12 Pinout — Top View ...

Page 45

IDT 89HPES48H12 Data Sheet PES48H12 Package Drawing — 1156-Pin BL1156/BR1156 October 7, 2008 ...

Page 46

IDT 89HPES48H12 Data Sheet PES48H12 Package Drawing — Page Two October 7, 2008 ...

Page 47

IDT 89HPES48H12 Data Sheet Revision History July 19, 2007: Initial publication of data sheet. November 14, 2007: Added new parameter, Termination Resistor, to Table 9, Input Clock Requirements. April 16, 2008: In Table 16, Thermal Specifications, revised values for October ...

Page 48

IDT 89HPES48H12 Data Sheet Ordering Information A AAA NN Product Operating Device Family Family Voltage Valid Combinations 89HPES48H12ZABL 1156-ball FCBGA package, Commercial Temperature 89HPES48H12ZABR 1156-ball RoHS FCBGA package, Commercial Temperature 89HPES48H12ZABLI 1156-ball FCBGA package, Industrial Temperature 89HPES48H12ZABRI 1156-ball RoHS FCBGA ...

Related keywords