IDT89HPES16T7ZHBXG IDT, Integrated Device Technology Inc, IDT89HPES16T7ZHBXG Datasheet - Page 7

• Manufacturer Part Number: IDT89HPES16T7ZHBXG
• Description: IC PCI SW 16LANE 7PORT 320-SBGA
• Manufacturer: IDT, Integrated Device Technology Inc

Specifications of IDT89HPES16T7ZHBXG

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 89HPES16T7ZHBXG

IDT 89HPES16T7 Data Sheet
MSMBSMODE
SWMODE[2:0]
P01MERGEN
JTAG_TCK
JTAG_TDI
RSTHALT
Signal
CCLKDS
CCLKUS
PERSTN
Signal
Type
Type
I
I
I
I
I
I
I
I
I
Common Clock Downstream. When the CCLKDS pin is asserted, it indi-
cates that a common clock is being used between the downstream device
and the downstream port.
Common Clock Upstream. When the CCLKUS pin is asserted, it indi-
cates that a common clock is being used between the upstream device and
the upstream port.
Master SMBus Slow Mode. The assertion of this pin indicates that the
master SMBus should operate at 100 KHz instead of 400 kHz. This value
may not be overridden.
Port 0 and 1 Merge. P01MERGEN is an active low signal. It is pulled low
internally via a 251K ohm resistor.
When this pin is low, port 0 is merged with port 1 to form a single x8 port.
The Serdes lanes associated with port 1 become lanes 4 through 7 of port
0. When this pin is high, port 0 and port 1 are not merged, and each oper-
ates as a single x4 port
Fundamental Reset. Assertion of this signal resets all logic inside
PES16T7 and initiates a PCI Express fundamental reset.
Reset Halt. When this signal is asserted during a PCI Express fundamental
reset, PES16T7 executes the reset procedure and remains in a reset state
with the Master and Slave SMBuses active. This allows software to read
and write registers internal to the device before normal device operation
begins. The device exits the reset state when the RSTHALT bit is cleared in
the SWCTL register by an SMBus master.
Switch Mode. These configuration pins determine the PES16T7 switch
operating mode. These pins should be static and not change after the
negation of PERSTN.
0x0 - Normal switch mode
0x1 - Normal switch mode with Serial EEPROM initialization
0x2 - through 0xF Reserved
JTAG Clock. This is an input test clock used to clock the shifting of data
into or out of the boundary scan logic or JTAG Controller. JTAG_TCK is
independent of the system clock with a nominal 50% duty cycle.
JTAG Data Input. This is the serial data input to the boundary scan logic or
JTAG Controller.
Table 6 Test Pins (Part 1 of 2)
Table 5 System Pins
7 of 33
Name/Description
Name/Description
March 25, 2008