SC418ULTRT Semtech, SC418ULTRT Datasheet - Page 24

• Manufacturer Part Number: SC418ULTRT
• Description: IC BUCK SYNC ADJ 20MLPQ
• Manufacturer: Semtech
• Series: EcoSpeed™, SmartDrive™r
• Type: Step-Down (Buck)r

Specifications of SC418ULTRT

• Internal Switch(s): No
• Synchronous Rectifier: Yes
• Number Of Outputs: 1
• Voltage - Output: 0.5 ~ 5.5 V
• Frequency - Switching: 200kHz ~ 1MHz
• Voltage - Input: 3 ~ 28 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-MLPQ
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Output: -
• Power - Output: -
• Other names: SC418ULTRTTR

Applications Information (continued)
meet the two design criteria of minimum 379µF and
maximum 9mΩ ESR, select two capacitors rated at 220µF
and 15mΩ ESR.
It is recommended that an additional small capacitor be
placed in parallel with C
switching noise.
Stability Considerations
Unstable operation is possible with adaptive on-time con-
trollers, and usually takes the form of double-pulsing or
ESR loop instability.
Double-pulsing occurs due to switching noise seen at the
FB input or because the FB ripple voltage is too low. This
causes the FB comparator to trigger prematurely after the
250ns minimum off-time has expired. In extreme cases
the noise can cause three or more successive on-times.
Double-pulsing will result in higher ripple voltage at the
output, but in most applications it will not affect opera-
tion. This form of instability can usually be avoided by
providing the FB pin with a smooth, clean ripple signal
that is at least 10mVp-p, which may dictate the need to
increase the ESR of the output capacitors. It is also impera-
tive to provide a proper PCB layout as discussed in the
Layout Guidelines section.
Another way to eliminate doubling-pulsing is to add a
small capacitor across the upper feedback resistor, as
shown in Figure 14. This capacitor should be left unpopu-
lated unless it can be confirmed that double-pulsing
exists. Adding the C
into FB to help eliminate the problem. An optional con-
nection on the PCB should be available for this capacitor.
Figure 14 — Capacitor Coupling to FB Pin
V
OUT
TOP
OUT
capacitor will couple more ripple
in order to filter high frequency
C
R1
TOP
R2
To FB pin
ESR loop instability is caused by insufficient ESR. The
details of this stability issue are discussed in the ESR
Requirements section. The best method for checking sta-
bility is to apply a zero-to-full load transient and observe
the output voltage ripple envelope for overshoot and
ringing. Ringing for more than one cycle after the initial
step is an indication that the ESR should be increased.
One simple way to solve this problem is to add trace resis-
tance in the high current output path. A side effect of
adding trace resistance is decreased load regulation.
ESR Requirements
A minimum ESR is required for two reasons. One reason is
to generate enough output ripple voltage to provide
10mVp-p at the FB pin (after the resistor divider) to avoid
double-pulsing.
The second reason is to prevent instability due to insuffi-
cient ESR. The on-time control regulates the valley of the
output ripple voltage. This ripple voltage is the sum of the
two voltages. One is the ripple generated by the ESR, the
other is the ripple due to capacitive charging and dis-
charging during the switching cycle. For most applica-
tions the minimum ESR ripple voltage is dominated by the
output capacitors, typically SP or POSCAP devices. For
stability the ESR zero of the output capacitor should be
lower than approximately one-third the switching fre-
quency. The formula for minimum ESR is shown by the
following equation.
Using Ceramic Output Capacitors
When applications use ceramic output capacitors, the ESR
is normally too small to meet the previously stated ESR
criteria. In these applications it is necessary to add a small
virtual ESR network composed of two capacitors and one
resistor, as shown in Figure 15.
E
SR
MIN
2
C
3
OUT
f
sw
24