CS51221EDTB16G ON Semiconductor, CS51221EDTB16G Datasheet - Page 10

no-image

CS51221EDTB16G

Manufacturer Part Number
CS51221EDTB16G
Description
IC CTRLR PWM FFVOLT MODE 16TSSOP
Manufacturer
ON Semiconductor
Datasheet

Specifications of CS51221EDTB16G

Pwm Type
Voltage Mode
Number Of Outputs
1
Frequency - Max
1MHz
Duty Cycle
90%
Voltage - Supply
4.7 V ~ 15 V
Buck
Yes
Boost
No
Flyback
No
Inverting
No
Doubler
No
Divider
Yes
Cuk
No
Isolated
Yes
Operating Temperature
-40°C ~ 85°C
Package / Case
16-TSSOP
Frequency-max
1MHz
Topology
Buck, Flyback, Forward
Output Voltage
- 0.3 V to + 15 V
Output Current
1000 mA
Switching Frequency
1000 KHz
Duty Cycle (max)
90 %
Fall Time
25 ns
Mounting Style
SMD/SMT
Rise Time
60 ns
Synchronous Pin
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS51221EDTB16G
Manufacturer:
ON Semiconductor
Quantity:
27
Part Number:
CS51221EDTB16G
Manufacturer:
ON/安森美
Quantity:
20 000
SYNC pin to synchronize the switch frequency. For reliable
operation, the sync frequency should be approximately 20%
higher than free running IC frequency. As show in Figure 9,
when the SYNC pin is triggered by an incoming signal, the
IC immediately discharges C
on once the R
the steep falling edge, this valley voltage falls below the
regular 1.0 V threshold. However, the R
then quickly raised by a clamp. When the R
the 0.95 V (typ) Valley Clamp Voltage, the clamp is
disconnected after a brief delay and C
R
T
An external pulse signal can feed to the bidirectional
.
Figure 8. The SYNC Pin Generates a Sync Pulse at
CH2: SYNC Pin, CH3: GATE Pin, CH4: R
CH2: GATE Pin, CH3: R
the Beginning of Each Switching Cycle.
Figure 9. Operation with External Sync.
T
C
T
pin reaches the valley voltage. Because of
T
. The GATE signal is turned
T
C
T
, CH4: SYNC Pin
T
is charged through
T
C
T
T
C
pin voltage is
T
T
pin reaches
C
T
Pin
http://onsemi.com
CS51221
10
Switch Frequency and Maximum Duty Cycle
Calculations
through R
During the discharge time, the internal clock signal sets the
Gate output to the low state, thus providing a user selectable
maximum duty cycle clamp. Charge and discharge times are
determined by following general formulas;
where:
above formulas, V
2.0 V, I
function properly, R
Select RC for Feed Forward Ramp
Voltage, the charge current can be treated as a constant and
is equal to V
determined by:
where:
the V
Forward or Flyback circuits, the volt−second clamp value is
designed to prevent transformers from saturation.
n = transformer turns ratio, which is a constant determined
by the regulated output voltage, switching period and
transformer turns ration (use 1.0 for buck converter). It is
interesting to notice from the aforementioned two equations
Oscillator timing capacitor, C
Substituting in typical values for the parameters in the
It is noticed from the equation that for the oscillator to
If the line voltage is much greater than the FF pin Peak
V
V
As shown in the equation, the volt−second clamp is set by
In a buck or forward converter, volt−second is equal to
V
V
t
t
COMP
FF(d)
C
d
VALLEY
PEAK
= discharging time;
= charging time;
COMP
t d + R T C T ln
V IN
d
= 1.0 mA:
= FF pin discharge voltage.
T
= COMP pin voltage;
t C + R T C T ln
= peak voltage of the oscillator.
and discharged by an internal current source.
clamp voltage which is equal to 1.8 V. In
= valley voltage of the oscillator;
t d + R T C T ln
T ON + (V COMP * V FF(d) )
D max +
V IN
IN
DESIGN GUIDELINES
/R. Therefore, the volt−second value is
REF
T
t C + 0.57R T C T
T ON +
(V REF * V VALLEY * I d R T )
has to be greater than 2.3 k.
(V REF * V PEAK * I d R T )
= 3.3 V, V
0.57 ) In
(V REF * V VALLEY )
(V REF * V PEAK )
1.3 * 0.001R T
2.3 * 0.001R T
V OUT
0.57
VALLEY
T
1.3*0.001R T
2.3*0.001R T
, is charged by V
n
T S
= 1.0 V, V
R
C
PEAK
REF
=

Related parts for CS51221EDTB16G