ISL6310CRZ-T Intersil, ISL6310CRZ-T Datasheet
ISL6310CRZ-T
Specifications of ISL6310CRZ-T
Related parts for ISL6310CRZ-T
ISL6310CRZ-T Summary of contents
Page 1
... CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. | 1-888-INTERSIL or 1-888-468-3774 Intersil (and design registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005, 2006, 2008. All Rights Reserved All other trademarks mentioned are the property of their respective owners. ...
Page 2
... Ordering Information PART PART NUMBER MARKING ISL6310CRZ* (Note) ISL6310 CRZ ISL6310IRZ* (Note) ISL6310 IRZ ISL6310EVAL1Z Evaluation Platform (Pb-free) *Add “-T” suffix for tape and reel. Please refer to TB347 for details on reel specifications. NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations) ...
Page 3
Block Diagram ICOMP DROOP ISEN AMP ISUM IREF RGND VSEN x1 x1 VDIFF UVP OVP OVP +150mV x 0.82 REF1 DAC REF0 DAC REF E/A FB COMP OFST OFFSET 3 ISL6310 OCSET PGOOD OVP 100µA OC +1V SOFT-START AND FAULT ...
Page 4
Typical Application - ISL6310 FB VDIFF VSEN RGND +5V 2PH VCC OFST FS DAC ISL6310 REF REF1 REF0 OVP PGOOD +12V GND ENLL IREF DROOP OCSET ICOMP 4 ISL6310 +12V COMP PVCC BOOT1 UGATE1 PHASE1 ISEN1 LGATE1 +12V BOOT2 UGATE2 ...
Page 5
... VCC Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +5V ±5% PVCC Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . +5V to 12V ±5% Ambient Temperature (ISL6310CR, ISL6310CRZ 0°C to +70°C Ambient Temperature (ISL6310IR, ISL6310IRZ .-40°C to +85°C CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty ...
Page 6
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. (Continued) PARAMETER ERROR AMPLIFIER DC Gain (Note 3) ...
Page 7
Timing Diagram t PDHUGATE UGATE LGATE t FLGATE Simplified Power System Diagram +12V IN + REF0,REF1 ENLL OVP PGOOD Functional Pin Description VCC (Pin 3) Bias supply for the IC’s small-signal circuitry. Connect this pin to a +5V ...
Page 8
These pins are internally pulled high, to approximately 1.2V, by 40µA (typically) internal current sources; the internal pull-up current decreases the REF0 and REF1 voltages approach the internal pull-up voltage. Both REF0 and REF1 pins are compatible ...
Page 9
PGOOD (Pin 28) PGOOD is used as an indication of the end of soft-start open-drain logic output that is low impedance until the soft-start is completed and V is equal to the VID setting. OUT Once in ...
Page 10
... Channel current balance is achieved by comparing the sampled current of each channel to the cycle average current, and making the proper adjustment to each channel pulse width based on the error. Intersil’s patented current balance method is illustrated in Figure 3, with error correction for Channel 1 represented. In Figure 3, the cycle ...
Page 11
During this time the current sense amplifier uses the ISEN inputs to reproduce a signal proportional to the inductor current This sensed current scaled version of the inductor current. The sample window opens ...
Page 12
... DAC or the external voltage reference) and offset errors in the OFS current source, remote sense and error amplifiers. Intersil specifies the guaranteed tolerance of the ISL6310 to include the combined tolerances of each of these elements, except when an external reference or voltage divider is used, then the tolerances of these components has to be taken into account ...
Page 13
If the R-C network components are selected such that the R-C time constant matches the inductor L/DCR time constant, then V is equal to the sum of the voltage DROOP drops across the individual DCRs, multiplied by a gain. As ...
Page 14
Advanced Adaptive Zero Shoot-Through Deadtime Control (Patent Pending) The integrated drivers incorporate a unique adaptive deadtime control technique to minimize deadtime, resulting in high efficiency from the reduced freewheeling time of the lower MOSFET body-diode conduction, and to prevent the ...
Page 15
ISL6310 INTERNAL CIRCUIT POR CIRCUIT ENABLE COMPARATOR + - 0.66V SOFT-START AND FAULT LOGIC FIGURE 11. POWER SEQUENCING USING THRESHOLD- SENSITIVE ENABLE (ENLL) FUNCTION 2. The voltage on ENLL must be above 0.66V. The EN input allows for power sequencing ...
Page 16
DROOP TO IREF TO DISABLE THE DROOP FEATURE R OCSET DROOP* - ICOMP V OCSET IREF + ISEN - - V DROOP ISUM + OC + VDIFF - +1V DAC + 150mV SOFT-START, FAULT AND CONTROL LOGIC V OVP ...
Page 17
... It is assumed that the reader is familiar with many of the basic skills and techniques referenced in the following. In addition to this guide, Intersil provides complete reference designs that include schematics, bills of materials, and example board layouts for many applications. ...
Page 18
When the upper MOSFET turns off, the lower MOSFET does not conduct any portion of the inductor current until the voltage at the phase node falls below ground. Once the lower MOSFET begins conducting, the current in the upper MOSFET ...
Page 19
BOOT PVCC HI1 UGATE R R LO1 R G1 PHASE FIGURE 15. TYPICAL UPPER-GATE DRIVE TURN-ON PATH PVCC HI2 LGATE LO2 GI2 G2 FIGURE 16. TYPICAL LOWER-GATE DRIVE TURN-ON PATH ...
Page 20
PHASE1 R S PHASE2 R S ISUM C R COMP COMP ICOMP - DROOP V DROOP IREF + ISL6310 FIGURE 18. DCR SENSING CONFIGURATION Due to errors in the inductance or DCR it may be necessary to adjust the value ...
Page 21
The values of the compensation components depend on the relationships the L-C pole frequency and the ESR zero frequency. For each of the following three, there is a separate set of equations for the ...
Page 22
Figures 20 and 21. Use the following guidelines for 3 locating the poles and zeros of the compensation network: 1. Select a value for R (1kΩ to 5kΩ, typically). Calculate 1 value for R for desired ...
Page 23
This is equivalent to multiplying the modulator transfer function and the compensation transfer function and then plotting the resulting gain ⎛ ⎞ log ------- - ⎝ ⎠ ...
Page 24
Switching Frequency There are a number of variables to consider when choosing the switching frequency, as there are considerable effects on the upper MOSFET loss calculation. These effects are outlined in “MOSFETs” on page 17, and they establish the upper ...
Page 25
There are two sets of critical components in a DC/DC converter using a ISL6310 controller. The power- components are the most critical because they ...
Page 26
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...
Page 27
Package Outline Drawing L32.5x5 32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 02/07 5.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( 4. 80 TYP ) ( TYPICAL RECOMMENDED LAND PATTERN 27 ISL6310 A ...